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Abstract 
Large-area electronics (LAE) manufacturing has been a key focus of both academic and 
industrial research, especially within the last decade. The growing interest is born out of 
the possibility of adding attractive properties (flexibility, light weight or minimal 
thickness) at low cost to well-established technologies, such as photovoltaics, displays, 
sensors or enabling the realisation of emerging technologies such as wearable devices and 
the Internet of Things. As such there has been great progress in the development of 
materials specifically designed to be employed in solution processed (plastic) electronics, 
including organic, transparent metal oxide and nanoscale semiconductors, as well as 
progress in the deposition methods of these materials using low-cost high-throughput 
printing techniques, such as gravure printing, inkjet printing, and roll-to-roll vacuum 
deposition. 
Meanwhile, industry innovation driven by Moore’s law has pushed conventional 
silicon-based electronic components to the nanoscale. The processes developed for LAE 
must strive to reach these dimensions. Given that the complex and expensive patterning 
techniques employed by the semiconductor industry so far are not compatible with LAE, 
there is clearly a need to develop large-area high throughput nanofabrication techniques. 
This thesis presents progress in adhesion lithography (a-Lith), a nanogap 
electrode fabrication process that can be applied over large areas on arbitrary substrates. 
A-Lith is a self-alignment process based on the alteration of surface energies of a starting 
metal electrode which allows the removal of any overlap of a secondary metal electrode. 
Importantly, it is an inexpensive, scalable and high throughput technique, and, especially 
if combined with low temperature deposition of the active material, it is fundamentally 
compatible with large-area fabrication of nanoscale electronic devices on flexible (plastic) 
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substrates. Herein, I present routes towards process optimisation with a focus on gap size 
reduction and yield maximisation. Asymmetric gaps with sizes below 10 nm and yields 
of > 90 % for hundreds of electrode pairs generated on a single substrate are 
demonstrated. These large width electrode nanogaps represent the highest aspect ratio 
nanogaps (up to 10
8
) fabricated to date. 
As a next step, arrays of Schottky nanodiodes are fabricated by deposition of a 
suitable semiconductor from solution into the nanogap structures. Of principal interest 
is the wide bandgap transparent semiconductor, zinc oxide (ZnO). Lateral ZnO Schottky 
diodes show outstanding characteristics, with on-off ratios of up to 10
6
 and forward 
current values up to 10 mA for obtained upon combining a-Lith with low-temperature 
solution processing.  
These unique devices are further investigated for application in rectifier circuits, 
and in particular for potential use in radio frequency identification (RFID) tag 
technology. The ZnO diodes are found to surpass the 13.56 MHz frequency 
bernchmark used in commercial applications and approach the ultra-high frequency 
(UHF) band (hundreds of megahertz), outperforming current state of the art printed 
diodes. Solution processed fullerene (C60) is also shown to approach the UHF band in 
this co-planar device configuration, highlighting the viability of a-Lith for enabling large-
area flexible radio frequency nanoelectronics. 
Finally, resistive switching memory device arrays based on a-Lith patterned 
nanogap aluminium symmetric electrodes are demonstrated for the first time. These 
devices are based either on empty aluminium nanogap electrodes, or with the gap filled 
with a solution-processed semiconductor, the latter being ZnO, the semiconducting 
polymer poly(9,9-dioctylfluorene-alt-benzothiadiazole) (F8BT) or carbon 
nanotube/polyfluorene blends. The switching mechanism, retention time and switching 
speed are investigated and compared with published data. The fabrication of arrays of 
these devices illustrates the potential of a-Lith as a simple technique for the realisation of 
large-area high-density memory applications. 
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Chapter 1 
1 Introduction 
 
 
1.1 Nanotechnology 
Nanotechnology, despite its frequent public misconception as something futuristic (and 
indeed, something to be wary of), is today prevalent in a wide range of areas in our lives. 
Nanotechnology concerns the manipulation of materials which have at least one 
dimension on the nanoscale, a vaguely defined length scale ranging from 1 – 100 nm, 
and the applications of such materials. This length scale is fascinating and full of potential 
as it is the smallest length scale which materials (as opposed to their building blocks, 
atoms and molecules) can exist at and it is scale where effects such as surface area and 
quantisation become important in material properties.  
It would be remiss at this stage in a Thesis in any way related to nanotechnology 
not to refer to Richard Feynman’s 1959 lecture, “There is Plenty of Room at the 
Bottom.”(1) This talk is commonly referred to as the birth of the field, and it is not 
difficult to see why; in it Feynman speculates on several future enabling discoveries such 
as electron beam lithography and soft lithography, he describes the vast impacts of 
downscaled electronics, of biomedical applications and information storage, and he 
outlines the challenges facing such a field such as the growing effects of surface tension 
and van der Waal interactions with downscaling. (He even goes some way to assuaging 
the myth of the “nanobot” before it had ever been imagined, citing the rapid heat loss  
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which would prevent an engine functioning on the nanoscale). In the introduction, 
Feynman remarked pertinently: 
“A point that is most important is that it [nanotechnology] would have an 
enormous number of technical applications.” 
Prescient as this talk was, and true as that remark would prove, the impact of the 
talk at the time and in the following years was negligible. For decades more, it went 
unnoticed. It was not until the 1980s and 1990s, that the invention of new imaging 
techniques such as scanning tunnelling microscopy (2) and atomic force microscopy, (3) 
and the discovery of quantum dots (4) and carbon nanostructures (5,6) and 
developments in the semiconductor industry allowed the convergence of various fields 
of physics, chemistry, materials science, biology and engineering to launch the field of 
nanoscience/nanotechnology. As a result of this huge research drive, nanomaterials and 
nanotechnology have found applications ranging from cosmetics to textiles, from surface 
coatings to reinforcing tennis rackets, from catalysis to in vivo drug delivery. Arguably the 
greatest impact of nanotechnology, however, has been the success of the electronics 
industry. 
Six years after Feynman gave his now famous speech in Cornell and two years 
before co-founding Intel, Gordon E. Moore published the elegantly titled “Cramming 
more components onto integrated circuits” in Electronics magazine (7), Moore 
speculated on the future of the integrated circuit (IC) industry. Similar to Feynman, the 
article reads somewhat eerily predictive: 
“Integrated circuits will lead to such wonders as home computers or at least 
terminals connected to a central computer – automatic controls for automobiles, and 
personal portable communications equipment. The electronic wristwatch needs only a 
display to be feasible today.” 
In the original incarnation of what became known as Moore’s Law, Moore 
predicted a doubling of electronic components on the same area every year. The later 
versions amended this to a prediction of doubling of transistor performance every 18 
months.  
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Figure1.1: Original incarnation of Moore’s Law from (7) (© IEEE 2007). 
It may have been audacious of Moore to take five data points and plot towards 
infinity (see Figure 1.1), however the extrapolated trend was not only seen, it was adopted 
as an industry target, thus becoming a self-fulfilling prophecy. The result was that 
somewhere along the development stage, microprocessors actually became 
nanoprocessors. Intel’s current integrated circuits (as of 2016) are based on minimum 
feature sizes of 14 nm, while their roadmap shows them moving to as low as 5 nm by 
2020. While there has been some improvement in material properties, the vast majority 
of the improvements in the IC industry have come from downscaling basic electronic 
components. The resultant impact on global society with the dawn of the information 
age has been staggering. 
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1.2 Large-area Electronics 
The material of choice for the semiconductor industry has long been silicon (Si). Si has 
a range of advantages including the formation of an oxide layer for use as a dielectric, 
mechanical durability and high charge carrier mobility. Due to the huge investment in 
material development, Si has found its way into other sectors which it may not be ideally 
suited for, e.g. photovoltaics and other optoelectronic applications where a material with 
a direct electronic bandgap would be ideal. For many of these applications, Si has the 
further disadvantage of being fabricated at high temperature and/or under high vacuum 
conditions. 
Over the past three decades, many new semiconductor material families have 
emerged, including organic semiconductors, metal oxide semiconductors and 
nanocrystal semiconductors. These materials have given rise to the field of large-area 
electronics (LAE), the possibility of fabricating electronics over extremely large areas at 
a fraction of the traditional cost. This possibility has arisen as new semiconductor families 
can be deposited from inks through printing techniques, or in similar low-temperature 
low-cost means. LAE is not intended to compete with Si integrated circuitry, rather it is 
supposed to find applications in lighting, photovoltaics, displays, sensing and intelligent 
objects (i.e. the Internet of Things). New possibilities emerge from the use of these 
materials such as flexible and transparent devices. 
Figure 1.2: Examples are large area electronics applications: printed RFID. Fully printed RFID tag (left)  
(8)  and example of application of a printed RFID tag for brand protection (right) from PolyIC.(9) 
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Great advances have been made on the deposition of these electronic materials 
over large areas using printing techniques and roll-to-roll techniques for flexible 
substrates. However, the issue of patterning electrodes over large areas has not been 
addressed to the same extent. Ideally, one day electrodes will be printed with high 
resolution alongside the semiconductor, but as of now printed electrodes are of a 
substandard quality. Photolithography on the nanoscale, the benchmark for patterning 
in the Si industry, is currently incompatible with LAE. Alternative methods such as 
shadow masking produce large feature sizes, which are acceptable for many applications. 
However, in some instances, small scale features such as nanogap electrodes would be 
favourable (e.g. for plasmonic devices, biosensors, high frequency flexible electronics). 
Even if photolithography were scale compatible, the prohibitive expense of a commercial 
stepper would render it incompatible with low-cost LAE. Several other techniques exist 
for the formation of nanogap electrodes, such as electron beam lithography, mechanical 
break junctions, electromigration and angle beam evaporated nanogaps. However, these 
suffer from similar large scale and cost compatibility issues. Thus work must be carried 
out on large area nanofabrication techniques if the full potential of LAE is to be realized. 
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1.3 Thesis Outline 
This Thesis is concerned primarily with a large-area compatible nanogap metal electrode 
fabrication technique, and demonstrations of its applications in high frequency 
electronics and memory devices. 
In chapter 2, a detailed discussion on routes towards nanogap electrodes is 
presented, as well as a review of the literature on the principle application discussed in 
this thesis, namely high frequency flexible rectifying devices. Theory on Schottky diodes 
and memory devices shall be discussed.  
In chapter 3, I have outlined the general experimental methods used throughout 
this work. 
In chapter 4, I have introduced the nanofabrication technique, namely adhesion 
lithography (a-Lith), and outlined my efforts towards its optimisation. An alternative 
nanogap fabrication technique, namely undercut lithography (u-Lith) is discussed, and 
demonstrations of solution processable devices based on both architectures are made.  
In chapter 5, I report the demonstration of planar Schottky diodes based on a-
Lith fabricated nanogap electrodes and solution processed ZnO, with a detailed study of 
the device physics.  
In chapter 6, the high frequency response of such devices has been considered, 
as well as the high frequency response of similar diodes based on solution-processed C60 
fullerene thin films.  
Chapter 7 discusses results on memory devices based on the nanogap electrodes.  
This thesis ends with a short conclusion with an outlook on where this work fits 
in the field of LAE and on what progress might be made in future. 
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Chapter 2 
2 Background & Theory 
In this chapter, existing nanofabrication 
techniques, particularly those pertaining to 
nanogap electrodes, shall be introduced and 
discussed. Fundamental theory critical to this 
work, including the nature of adhesion and the 
electronic porperties of the metal-
semiconductor interface shall be addressed. A 
major focus of this work is on implementing 
high frequency flexible diodes. Therefore, in 
this chapter, the state of the art in this topic is 
discussed at length. Finally, memory devices 
are introduced and their working principles 
detailed. 
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2.1 Patterning Techniques 
While novel semiconductor materials are used in this work, the ongoing pioneering work 
on their design and optimisation is not the focus in this thesis. Rather, this work is 
principally focused on the implementation of new device architectures to get the best 
possible results out of existing materials.  
The correct design and patterning of electrodes, and to a lesser extent 
semiconductors, is crucial for device performance. To attain high resolution patterning 
of metal thin films, the industry standard for over 50 years has been the process of 
photolithography (see Figure 2.1). The success of the industry has driven the process of 
photolithography to its physical limitations. As fears have mounted at various stages that 
photolithography will be unable to keep pace with Moore’s Law, several analogues of 
this process have been proposed using radiation/particles with smaller and smaller 
wavelengths. Nevertheless, photolithography has proved more versatile than ever 
expected, and the 193 nm UV source continues to be the workhorse for current 14 nm 
node technology.(1)  
In parallel to this, several techniques have emerged to fabricate nanogap 
electrodes for the study of more niche nanoscopic applications, such as molecular 
electronics, single electron transistors and plasmonic phenomena. These tend to involve 
either the breaking of a nanowire, the shrinking of an initial gap or using a self-alignment 
process.  
Figure 2.1: Evolution of Moore’s Law with the increase of components on integrated circuitry thanks to 
improvements in the resolution of photolithography. Image reproduced from (2).  
  
    Background & Theory 
 
 28 
Finally, the invention of soft lithography has given rise to a potentially large-area, 
printing-compatible patterning technique, through the use of polymeric stamps or 
moulds for transferring small features. These various techniques shall now be considered 
in detail.  
2.1.1 Photolithography 
Photolithography consists of the transfer of a pattern from a photomask to a sample 
substrate via a photochemical reaction with a polymer thin film known as a photoresist.(3) 
The most primitive form of this transfer process is contact printing, as used with a mask 
aligner. In this case the sample and mask must be brought into close contact before 
exposure. The minimum feature resolution, L, is given by: 
𝐿 ≈
3
2
√𝜆 (𝑠 +
𝑑
2
) ( 2-1 ) 
where λ is the wavelength of the light, s is the distance from mask to resist and d is the 
thickness of the photoresist.(3) 
 
 
Figure 2.2: Methods of pattern transfer via photomask.(4)  
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As this process tends to damage both substrate and mask, proximity 
photolithography was developed, where the mask and sample are kept at a small distance 
from one another. In modern day stepper machines in the integrated circuit industry, a 
process of projection is used where the demagnified image of a reticle mask is projected 
onto the substrate. This process protects both mask and substrate and the resolution limit 
is given by the Rayleigh diffraction limit of light: 
𝐿 ≈
𝑘𝜆
𝑁𝐴
 ( 2-2 ) 
where k is a constant dependent on the specific process and NA is the numerical 
aperture. In modern integrated circuit processes the values of k and NA are similar so 
the resolution limit is often approximated as the wavelength of light used.(5) The pattern 
transferred from the mask may be either positive or negative depending on the polarity 
of the photoresist used. 
Positive resists typically rely on a photoactive compound in a binder resin. The 
photoactive compound is tuned to react in the UV light range, and generally reacts with 
water present in the film to form a photoacid. A well-chosen alkaline developer may then 
be used to selectively remove the exposed areas of the film.(6)   
 
Figure 2.3: Illustration of the working of positive and negative photoresists. 
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The principle of the negative photoresist is based on the fact that the dissolution 
rate for a polymer decreases as the molecular weight increases. Exposure of a negative 
photoresist to UV light followed by subsequent heating causes cross linking. On exposure 
to developer, the UV-exposed regions are less soluble and form a negative image of the 
photomask on the substrate as the remainder of the photoresist is dissolved.  
Two different processes may be used to pattern thin films using 
photolithography. The first process (Figure 2.4 (a)) is known as lift-off. A substrate is 
coated photoresist, patterned via UV light and developer. A thin film is then deposited 
(a highly directional deposition method such as evaporation is preferred to prevent the 
formation of a continuous film). The remainder of the photoresist is removed using a 
solvent, taking with it the undesired area of the metal film. The second process (Figure 
2.4 (b)) is known as etching. In this case the metal thin film is first deposited, followed by 
the photoresist. The patterned photoresist is then used to protect the underlying metal 
from some form of etchant – a wet etchant, generally an acid of some sort, or a dry 
etchant, a reactive plasma. After patterning the photoresist may be removed. 
While a lift-off process can be preferable to avoid an etch step, there are some 
problems associated with it. As the development of the photoresist will tend to deliver a 
positive slope, the formation of the thin film of metal can be continuous. Thus the 
remaining photoresist can be difficult to remove in solvent, resulting in large “bat ears” 
being left at the boundary of the film. The solution is to produce an undercut via a double 
layer lift off process, where the lower layer is thinner than the upper layer, and thus is 
removed more rapidly during development.(7) Care must also be taken in ensuring flakes 
of lifted off metal do not re-adhere to the surface on removal from the solvent. 
As seen from Equation (2-2), a decrease in the minimum feature size can be 
attained via a decrease in the wavelength of light. Deep ultraviolet lithography (DUV) 
makes use of light with wavelengths as low as 193nm. However, feature sizes much 
smaller than this value can be attained using methods such as immersion lithography, 
where the air between the final lens and the sample is replaced with a liquid (the 
resolution improves by a factor of the refractive index of the liquid as NA = n sinθ); and 
a multiple patterning technique, where more than one exposure step takes place. With 
these techniques, devices with minimum feature sizes of 14 nm have been produced.(8)  
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Research into decreasing the wavelength further is on-going. Extreme ultraviolet 
lithography (EUV) operates in the region of 4 – 40nm and thus is capable of creating 
features of this size or lower.(9) X-ray lithography can produce feature sizes down to one 
nanometre. However, the problem with low-λ electromagnetic radiation is that high 
energy photons are liable to damage both masking equipment and samples. This leads 
to the need for exposure to take place under vacuum and the replacement of lenses with 
mirrors. The choice of a suitable electromagnetic source and resist material are further 
roadblocks to large volume adoption. Electron beam lithography is one alternative which 
has been extensively investigated. 
 
Figure 2.4: Two types of patterning to produce the same features. (a) patterning via lift off with a positive 
resist and (b) patterning via etching with a negative resist. 
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2.1.2 Nanogap Patterning 
This section details the common fabrication routes in the literature of metallic nanogap 
electrodes. Such methods tend to be low-throughput and incapable of realizing 
asymmetric metal electrodes. Recently, some reports have been made on asymmetric 
electrodes. These are covered in detail in section 4.2.1.5. 
2.1.2.1 Electron beam lithography 
In 1960 Möllenstedt and Speidel from the University of Tübingen in Germany published 
results obtained with an electron optical microrecorder writing fine lines and 0.5 µm size 
characters with a 20 nm electron beam in a 100 nm thick collodium film.(10) This was 
the birth of a new powerful nanopatterning technique. 
Electron beam lithography (EBL) is a technique analogous to photolithography, 
where high energy beams of electrons cause depolymerisation of a photoresist as 
opposed to the patterning of a conventional photoresist as discussed above. This is 
realizable thanks to the de Broglie interpretation of the wavelength associated with 
electrons: 
𝜆 =
ℎ
√2𝑚𝐸
 ( 2-3 ) 
Thus beams with energies on the order of 10 keV are capable of resolving 
nanometer features. EBL is the common tool of choice for high resolution patterning in 
research laboratories. 
During the 1970s, IBM led the industry in the development and application of 
EBL, though it was an interest in the direct write technology rather than the high 
resolution patterning that drove the innovation.(11) While EBL seemed a promising 
avenue for the continued realisation of Moore’s Law, over the following decades the 
increase of desired pixel exposure rate outpaced the rate of growth of EBL throughput 
and resolution. Thus the current state of the art EBL technology has a throughput of 
much less than 1 silicon wafer per hour, and while some companies still employ the 
technique due to its high resolution and direct write capabilities,(12 ) for the most part it 
has been adopted as a tool used in research. 
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Reliably fabricating features below 10 nm remains an issue. As with optical 
lithography, many researchers have suggested routes towards surpassing the inherent 
resolution limits, such as implementing overexposure and overlay techniques.(13) 
Currently, resolution is limited by the photoresist development rather than the incident 
high energy electrons.(14) The most common photoresist is the positive tone 
polymethylmethacrylate (PMMA), though more recently better resolution has been 
attained using the negative tone hydrogen silsesquioxan (HSQ).(15) In this most ideal 
case, 2 nm isolated features and a 5-nm half-pitch dot array were realised. 
EBL is commonly used to create master moulds for soft lithography techniques, 
(16) in the creation of periodic arrays for plasmonic applications (17) and to pattern 
electrodes onto randomly located nanoparticles for device fabrication.(18) However, the 
technique has been used in the fabrication of nanogap electrodes. Gold nanogap 
electrodes separated by less than 10 nm have been demonstrated utilising HSQ.(19) As 
the removal of this photoresist requires HF and ultrasonication, which can cause damage 
to a variety of substrates, a bilayer approach has been demonstrated utilising both PMMA 
and HSQ which can be used to fabricate sub-10 nm gaps and requires less harmful 
organic solvents for lift-off.(20) This stencil method is, however, complex, and still 
undergoing process optimisation.(21) In the meantime, EBL has often been combined 
with other techniques to produce nanogap electrodes, namely electroless deposition, 
electromigration and mechanical break junctions.  
2.1.2.2 Mechanical break junctions 
The mechanical fracture of a thin metal film for the formation of nanogap electrodes was 
first demonstrated by Moreland et al. (22) wherein they investigated changes in resistance 
of the resultant tunnel junction by varying the electrode spacing. Since its original 
inception, the mechanical break junction (MBJ) has been adopted to further investigate 
superconducting tunnel junctions (23–25) and to fabricate molecular junctions to 
investigate single molecule devices.(26–28) The concept has remained the same over the 
past three decades; a thin notched metallic strip (most often fabricated via EBL) on an 
elastic substrate is strained and fractured by the application of a driving rod below the 
substrate. This is most often controlled by a piezoelectric material. 
  
    Background & Theory 
 
 34 
While obviously a powerful technique, capable of fabricating nanogap electrodes 
separated by < 1 nm, (25) MBJs have their limitations; the substrate must remain strained 
to maintain the desired gap size, the yield of nanogaps is as low as three per substrate and 
as with all other techniques discussed in this section, the formation of asymmetric 
nanogap electrodes is not possible.(29) 
2.1.2.3 Electromigration 
Electromigration is the effect whereby metal ions in a lattice are displaced due to the 
motion of charge carriers under high current densities.(30) While this phenomenon has 
long been understood to be the cause of breakdown in microelectronic circuitry, it has 
recently been employed in a comparable technique to MBJs in nanogap fabrication, 
relying on the breaking of a notched thin electrode.(31) This has led to the ability for 
form gaps on the order of 1 nm.(32) Advances in this fabrication technique have been 
important in the study of molecular electronics (33) and making progress towards single 
electron transistors.(34) 
Field emission electromigration is a similar technique, whereby a starting 
nanogap is shortened by the migration of metal ions towards the opposing electrode 
under the influence of an external applied field.(35) Lee et al. (36) showed that this 
technique could be employed using starting nanogaps formed via a complex set of 
photolithography steps as opposed to EBL. In general, the gap resolution when 
shortening the gap through field emission electromigration is not as high as when forming 
the gap from a nanowire using conventional electromigration techniques. 
2.1.2.4 Angle evaporation 
A slightly more scalable technique is oblique angle shadow evaporation, as first proposed 
by Philipp et al. (37) and later developed by Otsuka et al.(38) The principle of this 
technique is to pattern a starting electrode with a sharp edge, and subsequently evaporate 
a second electrode from an angle. The first electrode acts as the mask and a nanogap is 
formed between the two electrodes in an effective self-alignment process. It should be 
noted that asymmetric contacts could be formed in this way, but only for a top contacted 
device as the second electrode is present on top of the first electrode. Until now such 
devices have not been reported on. Nevertheless, there are a wide variety of reports on 
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the applications of nanogap electrodes formed via angle evaporation. Jeon et al. (39) 
implemented electrochemical biosensors using Au nanogap electrodes while Theiss et 
al. (40) investigated the plasmonic effect of metal nanoparticle nanogap dimers fabricated 
in this fashion. While angle evaporation has been used to readily fabricate arrays of sub-
10 nm devices, a combination of EBL with angle evaporation has been shown to realise 
electrodes with a separation as low as ̴ 1 nm.(41) 
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2.1.3 Large-Area Patterning  
Soft lithography entails the use of polymeric (usually elastomeric) stamps bearing relief 
features to transfer patterns. The technique has received much attention in the last two 
decades and huge advances have been made.(42) The process involves the fabrication of 
a master via either conventional photolithography or electron beam lithography to 
produce high resolution features. A stamp, most generally made from 
polydimethylsiloxane (PDMS), is formed with these features and can be used in a 
number of ways to pattern polymers, metal thin films, SAMs and inks. 
The advantage of such techniques is that high resolution patterns (as low as 
10nm) can be quickly, cheaply and effectively transferred by use of a reusable stamp 
fabricated from a reusable master.(43) Figure 2.5 shows different ways this can be done, 
including direct transfer or printing techniques, embossing soft materials, combining the 
technique with photolithography in phase shifting-edge lithography and nanoskiving, a 
technique that combines thin-film deposition of metal on a topographically contoured 
substrate with sectioning using an ultramicrotome.  
Figure 2.5: Schematic showing several different types of soft lithography, where patterns can be 
transferred from a mould to a substrate. Reproduced from (43).  
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2.2 Fundamentals of Adhesion 
Adhesion lithography (a-Lith), the nanogap patterning technique primarily used in this 
thesis, shares similarities with soft lithography. The technique shall be discussed in depth 
in Chapter 4. For now, however, it is useful to introduce the fundamentals of adhesion, 
as it plays a key role in the patterning process. 
Adhesion can be defined as the tendency of dissimilar objects to stick together. 
Specifically considered here is the adhesion of thin films to surfaces and the forces which 
control the process. When considering the solid state, all adhesive forces are Coulombic 
in origin. However, there are various different forms in which the Coulomb force 
manifests itself, whether it be ionic bonding, covalent bonding, van der Waals interaction, 
etc. Some of the most common of these phenomena will now be discussed. 
The theory for the purely van der Waals force interaction between two 
condensed bodies was developed by Dzyaloshinskii, Lifshitz and Pitaevskii (44)  and 
treats a condensed body as a system of atoms acting like harmonic oscillators with a 
characteristic absorption frequency ωj = f(i ξ).  
Figure 2.6: Representation of two bodies 1 & 2 separated by distance Z in a medium 3. 
In this theory, derived from Maxwell equations, a fluctuating electromagnetic 
field emitted from body 1 interacts with body 2, through a medium 3 over a distance Z. 
This gives rise to an induced electromagnetic field in body 2. This field, which is 
dependent on the dielectric permittivity of body 2, in turn interacts with body 1, giving 
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rise to additional terms in the expression for the forces of interaction. The interaction of 
particles and photons in the condensed body with the fluctuating field creates an 
additional pressure on this body. The pressure F(Z) is described by stress tensor: 
𝜎 ≡ 𝐹(𝑍) =
𝑘𝑇
𝜋𝑐3
∑ 𝜖3
3
2𝜉𝑛
3 ∫ 𝑝2 (
1
𝛥
+
1
𝛥′
)
∞
1
𝑑𝑝∞𝑛=0  ( 2-4 ) 
where 
𝛥 = [(
𝑠1+𝑝
𝑠1−𝑝
) (
𝑠2+𝑝
𝑠2−𝑝
) 𝑒
2𝑝𝜉𝑛
𝑐
𝑍𝜖3
1 2⁄
− 1] ( 2-5 ) 
𝛥′ = [(
𝑠1+𝑝𝜖1 𝜖3⁄
𝑠1−𝑝𝜖1 𝜖3⁄
) (
𝑠2+𝑝𝜖2 𝜖3⁄
𝑠2−𝑝𝜖2 𝜖3⁄
) 𝑒
2𝑝𝜉𝑛
𝑐
𝑍𝜖3
1 2⁄
− 1] ( 2-6 ) 
𝑠1 = (
𝜖1
𝜖3
− 1 + 𝑝2)
1 2⁄
 𝑠1 = (
𝜖2
𝜖3
− 1 + 𝑝2)
1 2⁄
 ( 2-7 ) 
ξn =
2πnkT
ℏ
 is the frequency, k is Boltzmann’s constant, p is an integration parameter, ϵ 
is the dielectric constant and n is the quantum number of the relevant oscillation. At low 
temperature and in the case where Z ≤ 
𝑐ℏ
𝑘𝑇
 (~10-6m), Equation (2-4) can be written as: 
𝐹(𝑍) =
ℏ
2𝜋2𝑐2
∫ ∫ 𝑝2𝜖3
3 2⁄ 𝜉𝑛
3 (
1
𝛥
+
1
𝛥′
)
∞
1
𝑑𝑝𝑑𝜉
∞
0
 ( 2-8 ) 
Simplifications to this expression can be made when it is noted that the 
integration term will be dominated by values of p for which 𝑝 ≈
2𝑝𝜉𝑍
𝑐
. Thus 𝑝 ≫ 1 and 
so from eq. (2-7) s1 ≈ s2 ≈ p. Then from eq. (2-4) Δ = ∞ and so 
𝐹(𝑍) =
ℏ
16𝜋2𝑍3
∫ ∫ 𝑥2 [(
𝜖1+𝜖3
𝜖1−𝜖3
) (
𝜖2+𝜖3
𝜖2−𝜖3
) 𝑒𝑥 − 1]
−1∞
0
𝑑𝑥𝑑𝜉
∞
0
 ( 2-9 ) 
where  
𝑥 =
2𝑝𝜉𝑍𝜖3
1 2⁄
𝑐
 ( 2-10 ) 
This can finally be simplified and expressed as  
𝐹(𝑍) =
ℏ𝜛
8𝜋2𝑍3
 ( 2-11 ) 
where  
𝜛 = ∫ (
𝜖1+𝜖3
𝜖1−𝜖3
) (
𝜖2+𝜖3
𝜖2−𝜖3
) 𝑑𝜉
∞
0
 ( 2-12 ) 
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Thus we have an equation for the attractive force per unit area between two semi-
infinite plates. It is worth noting that Hamaker derived a simpler expression as early as 
1937 (45) through a classical derivation and arrived at: 
𝐹 =
𝐴
6𝜋𝑍3
  ( 2-13 ) 
where A is the Hamaker constant, a previously theoretically unattainable value. Hamaker 
arrived at this conclusion after considering the attractive 1/Z
6
 van der Waals force 
between individual atoms and then summing up over the surfaces. 
When considering two bodies (not undergoing chemical bonding) there exists a 
minimum equilibrium distance at which attractive van der Waals forces and repulsion 
due to Pauli exclusion are balanced. Knowledge of this equilibrium distance, Z0, and the 
dielectric constants of the media in intimate contact can be used to calculate the force 
per unit area adhering them, and thus the force required to separate them.  
Figure 2.7: Attractive and repulsive components of the forces and energies between two atomically flat 
surfaces. Reproduced from (46).  
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Equation (2-11) can also be used to determine the cohesive force of a body. 
Considering that energy, U, surface energy, ϒ, and stress of separation are given by: 
−𝑈 = 2𝛾 = ∫ 𝐹𝑑𝑍  ( 2-14 ) 
it follows that: 
𝛾 =
ℏ𝜛
32𝜋2𝑍0
2 ( 2-15 ) 
where Z0 is the equilibrium interatomic spacing of the given medium. 
While the above theory is comprehensive, it is only valid when no molecular 
interactions are contributing to adhesion. Chemisorption is the process of full chemical 
reaction and the formation of new chemical bonds between the surface and adsorbate. 
This process occurs with the adhesion of self-assembled monolayers (SAMs) to a surface 
for example. Interestingly it has been noted that the metal adsorbate bond is strengthened 
at the expense of the adsorbate bonding with the bulk material.(46)  
The process of chemisorption rarely if ever occurs between two bulk media 
however. More common is a type of intermediate process between the chemical reaction 
of the covalent type and the physical interaction of the van der Waals type. This type of 
adhesion is often ascribed to an acid-base or donor-acceptor interaction. Perturbation 
theory yields a simplified expression for the interaction energy, ΔE, between a 
nucleophile and an electrophile.(46)  
𝛥𝐸 = −
𝑄𝑁𝑢𝑄𝐸𝑙
𝜖𝑍
+
2(𝐶𝑁𝑢𝐶𝐸𝑙𝛽)
2
𝐸𝐻𝑂𝑀𝑂−𝐸𝐿𝑈𝑀𝑂
 ( 2-16 ) 
where Q represents the charges, C represents the coefficients of the atomic orbital, β is 
the resonance integral, ε is the permittivity, EHOMO and ELUMO are the energy levels of the 
highest occupied molecular orbital (HOMO) of the nucleophile and lowest unoccupied 
molecular orbital (LUMO) of the electrophile respectively. The first term represents 
Coulombic interaction, while the second represents the interaction of the HOMO and 
LUMO of the particles and is known as the frontier orbital term. The term that 
dominates will determine the type of bonding that takes place. 
Metal-metal bonding is an example of this acid-base interaction, particularly for 
d orbital metals, as d electrons tend to assume a much more localised electronic 
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behaviour. Similar bonding occurs between metals and silicon, with silicides forming at 
the interface. 
While metal-glass adhesion initially appears to be purely due to a Lifshitz-van der 
Waal process, it has been noted that the adhesion of oxidisable metals increases with 
time, leading to the conclusion that bonding occurs between the metal oxide and glass. 
Less reactive metals, such as gold and silver, thus adhere poorly to glass.(46)  
Metal-polymer adhesion varies largely based on the type of polymer. Adhesion 
is favourable when there is a reactive species facilitating acid-base interaction, or an 
oxygen present in the polymer.(46) The wettability of the polymer is also important as 
the diffusion of a metal is important for good adhesion. 
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2.3 Semiconductor Theory 
2.3.1 Metal Oxide Semiconductor Materials 
In contrast with typical covalent semiconductors such as Si, where the conduction band 
minimum (CBM) and valence band maximum (VBM) are attributed to the anti-bonding 
(sp
3
 σ*) and bonding (sp3 σ) states of Si hybridized orbitals, the CBM in metal oxide 
semiconductors arises from metal ns orbitals (where n is the principle quantum number), 
while the VBM arises from oxygen 2p orbitals. This gives rise to a highly dispersive CBM 
and a highly localized VBM, leading to smaller effective electron masses than effective 
hole masses in these materials. Thus n-type transport is predominantly observed in these 
materials. The large ns orbitals in metal oxide semiconductors remain close to each other 
even in an amorphous state (owing to their spherical shape), leading to high charge carrier 
mobility even when the system is not in a crystalline state. This contrasts with other 
amorphous semiconductors, such as a:Si, where disorder in the amorphous state leads 
to localized states below and above the CBM and VBM respectively, thus lowering 
mobility. However, despite the electronic band structure allowing for charge transport in 
metal oxide semiconductors, the prevalence of large band gaps inhibits thermally 
generated carriers leading to low intrinsic carriers. The conductivity of these materials is 
thus often attributed to impurities, such as oxygen vacancies which act as electron donors. 
2.3.2 Organic Semiconductor Materials 
An organic compound is one containing carbon atoms. To understand how 
semiconducting properties arise from such materials, one must thus consider the nature 
of carbon bonding. The ground state of the carbon electronic structure is 1s
2
 2s
2
 2p
2
. 
Bonding gives rise to hybridisation of the 2s and the 2px and 2py orbitals, leading to the 
formation of three in-plane sp
2
 hybridized orbitals. These orbitals are responsible for 
strongly interacting σ-bonds, while the remaining 2pz orbital is orientated orthogonal to 
the plane and can give rise to π-bonds. In a molecule with alternating single and double 
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bonds, these π electrons can be thought of as delocalized across the molecule, giving rise 
to the possibility of electrical conductivity. Such a molecule is described as being 
conjugated. 
As a result of chemical bonding, atomic energy levels give way to molecular 
orbitals. Of particular interest are the highest occupied molecular orbital (HOMO) and 
the lowest unoccupied molecular orbital (LUMO), which can be thought of as analogous 
to the valence and conduction band in traditional semiconductors respectively. Injecting 
electrons into the LUMO or holes into the HOMO will allow the charge to propagate 
through the molecule. 
Owing to an inherent amount of disorder, band-like transport, as occurs in 
traditional inorganic semiconductors, is an inaccurate description of charge transport in 
organic semiconductors. However, the multiple trapping and release (MTR) model is 
borrowed from traditional semiconductor theory. This model is based on the assumption 
that charge transport within organic semiconductors occurs in delocalised energy bands, 
with localised energy bands nearby that act as traps for charge carrying particles. Charge 
carriers need to be thermally excited to be promoted from the localised state to the 
delocalised transport bands. In the alternative variable range hopping model, charge 
transport takes place exclusively via the localised trap states. Under these circumstances 
carriers will tunnel (or ‘hop’) between states. 
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2.3.3 Metal-Semiconductor Interface 
Metal semiconductor contacts have been investigated from as early as 1847, when Braun 
reported on the rectifying nature of metal contacts on copper, iron and lead sulphide 
crystals.(47) However, it was not until the mid-20
th
 Century that a method for the 
formation of a potential barrier at the interface was proposed by Schottky (48)  and Mott  
(49) to explain this rectifying behaviour. This potential barrier is understood to form due 
to the separation of charges at the metal-semiconductor interface such that a depletion 
region is formed in the semiconductor. In the simplest model proposed by Schottky and 
Mott, the barrier is formed due to an offset in the work functions of the metal (ΦM) and 
semiconductor (ΦSC). Figure 2.8 shows an energy band diagram of an n-type 
semiconductor having been brought into contact with a metal. 
In this case electrons flow from the semiconductor to the metal until the Fermi 
levels align, thus leading to band bending in the semiconductor and the formation of an 
energy barrier, as well as a depletion region in the semiconductor.  The barrier seen by 
electrons in the metal is of the magnitude 
𝛷𝐵 = 𝛷𝑀 − 𝜒𝑆𝐶  ( 2-17 ) 
where χSC is the semiconductor electron affinity. Very few real metal-semiconductor 
systems follow this rule of barrier formation however. Various explanations have been 
put forth to explain the offset between theory and experiment. 
Figure 2.8: Energy band diagram of a metal/n-type semiconductor junction. 
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A semiconductor with a large density of surface states is likely to deviate from the 
above equation, as first noted by Bardeen.(50) Surface states in such a semiconductor 
are occupied up to a level φ0. Equilibrium is reached when electrons in the 
semiconductor bulk fill up states above φ0 and the Fermi level of the surface aligns with 
the bulk. This causes band bending even in the absence of a metal contact. When a metal 
is brought into contact and the semiconductor density of surface states is very large, then 
charge transfer takes place largely between the metal and the surface states, leaving the 
space charge in the semiconductor mostly unaffected. 
As such there is often little or no observed dependence of barrier height on the 
experimentally observed metal work function. Barrier height is more sensitive to the 
processing conditions, as factors such as surface reactivity, dipole formation and 
interfacial states are important. 
The Schottky effect is the image-force induced lowering of the potential barrier 
when an electric field is applied. By considering the potential energy on an electron in 
the semiconductor due to the combination of an external applied field, ℰ, and its image 
charge, the barrier lowering due to the image charge can be calculated as: 
∆𝛷 = √
𝑞ℰ
4𝜋𝜀𝑆
 ( 2-18 ) 
where εS is the semiconductor dielectric constant. This is a seen as a less significant effect 
than Fermi level pinning, but can become important when a large electric field is applied. 
2.3.3.1 Charge Transport 
There are four main ways in which current flows in a Schottky barrier diode: thermionic 
emission over the barrier, tunnelling through the barrier, carrier recombination in the 
depletion region or carrier recombination in the neutral region of the semiconductor 
(equivalent to minority carrier injection). 
The main current transport mechanism in forward bias is generally observed to 
be thermionic emission. Bethe (51) derived an equation for the current in a Schottky 
diode due to this mechanism, based on the assumptions that Φ  B>>kT: 
𝐼 = 𝐼0 (𝑒
𝑞𝑉
𝑘𝑇 − 1) ( 2-19 ) 
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where I0 is the ideal current in reverse bias, the saturation current, given by: 
𝐼0 = 𝑆𝐴𝑇
2𝑒− 
𝑞𝛷𝐵
𝑘𝑇  ( 2-20 ) 
S is the device cross sectional, 𝐴 =
4𝜋𝑚∗𝑞𝑘2
ℎ3
 is the Richardson constant and m
*
 is the 
effective electron mass. The introduction of an ideality factor, n, is used to take into 
account deviations from pure thermionic theory, such as the bias dependence of the 
barrier height and current transport mechanisms such as tunnelling and charge carrier 
recombination. Furthermore, at applied biases higher than 3kT/q, the final term in the 
above equation can be neglected, giving 
𝐼 = 𝐼0𝑒
𝑞𝑉
𝑛𝑘𝑇  ( 2-21 ) 
While these expressions remain valid for high mobility semiconductors, Crowell 
and Sze (52) noted that for lower mobility semiconductors, electron collisions in the 
depletion region would have to be considered, and thus derived a combined thermionic 
and diffusion-limited equation for the saturation current: 
𝐼0 =
𝑆𝑞𝑁𝐶𝑣𝑟
1+
𝑣𝑟
𝑣𝐷
𝑒−
𝛷𝐵
𝑘𝑇  ( 2-22 ) 
where vr and vD are the recombination velocity at the top of the barrier and the effective 
diffusion velocity through the depletion region respectively, and NC is the effective density 
of states in the conduction band. In the case that vD>>vr thermionic emission dominates 
and the saturation current reduces to the former value. However, when vD<<vr diffusion 
dominates, and if we take vD=μ ℰ, the saturation current is given by: 
𝐼0 = 𝑞𝑆𝑁𝐶μℰ𝑒
−
𝛷𝐵
𝑘𝑇  ( 2-23 ) 
A further correction to the thermionic emission theory from Crowell and Sze was 
to consider optical phonon scattering in the metal and quantum mechanical reflection 
from above the barrier. These effects are taken into account by calculating the probability 
of an electron reaching the metal without being backscattered into the semiconductor by 
an optical phonon, fp, and the probability of an electron with sufficient thermal energy 
crossing the barrier without quantum mechanical reflection occurring, fq, and then 
replacing the Richardson constant, A, with the effective Richardson constant: 
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𝐴∗ =
𝐴𝑓𝑝𝑓𝑞
1+𝑓𝑝𝑓𝑞
𝑣𝑟
𝑣𝐷
 ( 2-24 ) 
While the calculation of this value can be cumbersome (and indeed many 
authors ignore it completely, despite Crowell and Sze publishing the work nearly 50 years 
ago), the effective Richardson constant may be experimentally determined by taking I-V 
measurements at various temperatures. Rearranging equation (2-19) (with the effective 
Richardson constant included) gives: 
𝑙𝑛 (
𝐼0
𝑆𝑇2
) = −
𝛷𝐵
𝑘𝑇
+ ln (𝐴∗) ( 2-25 ) 
so that a plot of 𝑙𝑛 (
𝐼0
𝑆𝑇2
) vs. 1/T, referred to as a Richardson plot, may be used to 
calculate the barrier height and effective Richardson consatnat. 
Series resistance is due to the combined resistance of the neutral semiconductor, 
the spreading resistance of the metal-semiconductor barrier, and the resistance of the 
ohmic contact. Understanding the series resistance, Rs, is an important factor in Schottky 
barrier optimisation. One method to calculate this value is to treat deviations in the device 
characteristics from the ideal as due to series resistance: 
Δ𝑉 = 𝐼𝑅𝑆 ( 2-26 ) 
so that a plot of ΔV vs. I yields RS. Another method developed by Cheung and Cheung  
(53)  considers the full diode equation as 
𝐼 = 𝐼0𝑒
𝑞(𝑉−𝐼𝑅𝑆)
𝑛𝑘𝑇  ( 2-27 ) 
Rearranging and differentiating with respect to ln(I) gives: 
𝑑𝑉
𝑑(ln 𝐼)
=
𝑛𝑘𝑇
𝑞
+ 𝐼𝑅𝑆 ( 2-28 ) 
so that a plot of dV/d(ln I) vs. I yields the series resistance as well as the ideality factor. 
To evaluate the barrier height a function H(I) is defined: 
𝐻 ≡ 𝑉 − (
𝑛𝑘𝑇
𝑞
) ln (
𝐼
𝑆𝐴∗𝑇2
) ( 2-29 ) 
and it follows that: 
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𝐻(𝐼) = 𝑛𝛷𝐵 − 𝐼𝑅𝑆 ( 2-30 ) 
thus giving a value for the barrier height and a second approximation of the series 
resistance. 
2.3.3.2 Voltage Dependent Capacitance 
The barrier height can also be determined by measuring the device capacitance. Schottky 
barrier junction capacitance can be looked upon as the capacitance of a parallel plate 
capacitor with a separation equal to the depletion layer thickness. A change in voltage 
results in a change in the depletion layer width, and thus a measureable change in 
capacitance. The relationship between capacitance, C, and applied voltage, V, is: 
𝐶 = 𝑆 (
𝑞𝜀𝑆𝑁𝑑
2(𝑉𝑏𝑖−𝑉−
𝑘𝑇
𝑞
)
)
1
2⁄
 ( 2-31 ) 
Rearranging: 
1
𝐶2
=
2𝑆2
𝑞𝜀𝑆𝑁𝑑
(𝑉𝑏𝑖 − 𝑉 −
𝑘𝑇
𝑞
) ( 2-32 ) 
Thus a plot of 1/C
2
 vs. V yields a value for the carrier concentration, Nd, the built in 
potential, Vbi, and an estimation for the barrier height as: 
𝛷𝐵 = 𝑞𝑉𝑏𝑖 + 𝛷𝑛 ( 2-33 ) 
where Φn is the Fermi potential. In practice these measurements are carried out by 
superimposing a small AC signal on a DC voltage sweep while measuring the capacitance. 
Measuring the forward bias capacitance is difficult as the diode is conducting and the 
capacitance is shunted by a large conductance. Thus voltage measurements are primarily 
taken in reverse bias. 
Information on the trap density in the semiconductor can also be inferred from 
this method, as increasing the frequency screens out the traps and the effective carrier 
density increases.  
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2.4 High Frequency Flexible Rectifiers 
The ultimate connectivity from machine to machine (M2M) and from human to machine 
(H2M) via wireless networks is becoming a reality under the wider notion of the Internet 
of Things (IoT) or the Internet of Everything.(54) The full traceability and monitoring of 
“Things”, including vehicles, sensitive biological substances, medicines and luxury 
products, will affect the critical domains of transportation, health and commerce, and 
facilitate and secure the day-to-day living. On the other hand, the full automation of 
sorting processes will save valuable time and reduce labour cost in the public and private 
sectors, such as libraries, laundry, airlines and fashion apparel retailers to name but a 
few.  
The key element that lies in the heart of the IoT is the radio frequency 
identification (RFID) tag, a microelectronic component that is uniquely associated with 
each object and carries and/or transmits data. The tags are usually built using 
complementary metal oxide semiconductor (CMOS) circuitry, while other technologies 
can be used such as surface acoustic wave (SAW) devices or tuned resonators. They can 
be powered by a battery (active tags) or by rectification of the radio signal sent by the 
reader (passive tags).  The most prominent differentiation elements for RFID systems 
are the operating frequency of the reader, the physical coupling method (magnetic or 
electromagnetic) and the range of the system (from a few millimetres to above 15 m), 
summarised in Table 2-I.(55)   
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Table 2-I: RFID frequency bands and corresponding read ranges. 
 
An enabler of RFID technology for IoT applications will be printing RFID tags 
directly on flexible, lightweight, thin substrates at low cost. The incumbent technology 
that relies on the well-established silicon electronics manufacturing is generally not 
compatible with large area flexible substrates. Passive RFID tags are particularly of 
interest owing to their mode of operation. Such tags have three key components: an 
antenna, a DC rectifier and logic circuitry. A bottleneck in the development of fully 
flexible RFID technology has been implementing the rectifier directly on flexible 
substrates. To this end, the field of large area or plastic electronics based on solution-
processed organic or inorganic materials has seen tremendous advancements within the 
last two decades and is considered to be a key enabler for RF applications.(56) The 
contribution of these classes of materials to the field of high frequency flexible rectifiers 
shall now be discussed. First, however, an introduction to the rectifier circuit geometries 
and key figures of merit shall be given. 
  
Frequency Range Frequencies Passive Read Distance 
Low frequency (LF) 120 – 140 kHz 10 cm 
High frequency (HF) 13.56 MHz 10 – 20 cm 
Ultra-high frequency (UHF) 868 – 928 MHz 10 metres 
Microwave (MW) 2.45 & 5.8 GHz 10 – 100 metres 
Ultra-wide band (UWB) 3.1 – 10.6 GHz 10 – 100 metres 
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2.4.1 Diode Type 
The frequency limiting factor within a rectifier circuit is the diode. Thus before material 
is even considered, it is important to choose the device type optimised for performance 
in the rectifier. 
Aside from the ability to rectify a signal sufficiently in the desired high frequency 
band, the criteria for a high frequency rectifying element are firstly that it has a low 
forward voltage drop. As an example of why, consider the UHF band ( ̴ 800 – 900 MHz) 
where communication between the tag and reader takes place via far-field 
electromagnetic wave transmission. As such, the read range is much greater than the 
lower frequency, magnetically coupled bands. The theoretical communication range is 
determined from the Friis transmission equation: (57) 
𝑑 =
𝜆
4𝜋
√
𝐸𝐼𝑅𝑃𝑟𝑒𝑎𝑑𝑒𝑟𝐺𝑡𝑎𝑔𝜂𝑟𝑒𝑐𝑡𝑖𝑓𝑖𝑒𝑟
𝑃𝑡𝑎𝑔
 ( 2-34 ) 
where EIRPreader is the effective isotropic radiation power of a reader, Gtag is the gain of the 
tag antenna, λ is the free space wavelength, Ptag is the power consumption of the tag, and 
ηrectifier is the RF-to-DC power conversion efficiency of the rectifier. A smaller forward 
voltage drop leads to a higher value of ηrectifier and thus d. 
Secondly, the rectifying component must output a significantly high current level 
to drive whatever circuitry is present. The choice in terms of diode type is without doubt 
a Schottky diode. Considering frequency performance, the limiting factor in PN junction 
diodes is the reverse recovery time (trr). At steady state, charge carriers migrate across the 
PN interface in both directions to form a depletion region. The trr then arises due 
discharge of the depletion region when switching between forward and reverse bias. The 
unipolar nature of Schottky diodes means that switching speed is limited only by a 
capacitive loading. Furthermore, the metal-semiconductor barrier height in a Schottky 
diode tends to be lower than junction barrier in a PN diode, leading to a lower turn-on 
voltage. 
However, one must consider not just diodes, but also thin film transistors (TFTs). 
TFTs may be fabricated with unipolar semiconductors and show high frequency 
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performance. They may also be configured as diodes by shorting the gate and the drain. 
In considering how such diode connected TFT operates, consider first that the general 
condition for a TFT being in the saturation regime is: 
𝑉𝐷𝑆 > 𝑉𝐺𝑆 − 𝑉𝑇 ( 2-35 ) 
In the case of the diode connected TFT 𝑉𝐷𝑆 = 𝑉𝐺𝑆. Thus, from the above 
inequality, in the diode connected mode the TFT will always be in saturation mode. 
Current in saturation mode is given by the square law dependence: 
𝐼𝐷 = 𝛽(𝑉𝐺𝑆 − 𝑉𝑡ℎ)
2 ( 2-36 ) 
where Vth is the threshold voltage. Thus, one would expect to see higher currents from a 
Schottky diode, as the current is given by an exponential dependence on voltage 
(Equation (2-19)). The threshold voltage in an enhancement mode TFT is given by the 
potential needed to accumulate charges at the channel region, and thus is dependent on 
the gate insulator thickness and defect density at the semiconductor-gate insulator 
interface. When working with transdiode TFTs, efforts have been made to boost ηrectifier 
by either lowering the intrinsic Vth (58) or by using self Vth cancellation techniques.(57,59) 
However, as achieving a thin gate insulator insulator with a low defect density is difficult, 
Schottky diodes tend to have an intrinsic lower threshold voltage than TFTs. As a result, 
frequency performance on Schottky diodes is superior (see Figure 2.10 below). 
Nevertheless, TFTs have some processing advantages over Schottky diodes. In 
current Si RFID technology, TFTs (or more properly MOSFETs) are employed as 
diode components due the ease of integration, where the logic components are based on 
TFTs. A concern for the fabrication of cheap diodes for large area applications is the 
difficulty of processing asymmetric electrodes. This is a particular issue for the 
nanomaterial class of devices, where the nature of the materials calls for the 
implementation of a lateral rather than vertical device architecture. TFTs require 
symmetric contacts however, and this is one reason why they have been extensively more 
studied with these materials. 
Thus there is a trade-off between processability and ultimate device performance. 
The verdict is still out on which of these device types will be adopted in future 
technologies. As such, both Schottky diodes and TFTs are considered in this section.  
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2.4.2 Device Frequency Performance 
The first distinction that must be made is between intrinsic and extrinsic cut-off 
frequencies. The intrinsic frequency includes parts that describe the operation of the 
device that are influenced by the voltage applied to the device, whereas the extrinsic 
frequency also includes the contact resistance and the connection of the device to the 
external components or so called voltage independent components. Hence, extrinsic 
frequency values, which are found by direct measurement, are more accurate 
representations of the device performance. Intrinsic frequency values, which are found 
by de-embedding techniques, are representations of the ultimate active layer 
performance. Where possible extrinsic values of the devices will be quoted in the 
following section, unless otherwise stated. 
For most RFID applications using TFTs the figure of merit used to characterize 
devices is the transition frequency (fT). This is the frequency when the current gain is 
unity. As shown in Equation (2-37) to maximise fT a large transconductance (gm) with small 
capacitance (CG) is needed. CG encompasses any parasitic capacitance caused by gate 
overlap with the source and drain and leakage current across the channel.  To control 
these factors one can decrease gate overlap and channel length whilst increasing the 
mobility (μeff) of the device. μeff is smaller than the intrinsic mobility of the active material 
as it is effected by the contact resistance of the electrodes, which varies depending on 
device architecture and the materials chosen. This can be an issue in organic based 
devices as many electrode materials do not make ohmic contacts with organic materials.  
𝑓𝑇 =
𝑔𝑚
2𝜋(𝐶𝐺)
=  
𝜇𝑒𝑓𝑓(𝑉𝐺𝑆−𝑉𝑇𝐻)
2𝜋𝐿(2𝐿𝑂𝐿+(
2
3
)𝐿)
 ( 2-37 ) 
where L is the channel length and LOL is the overlap length of the source and drain 
electrodes with the gate electrodes. Values of fT can either be calculated by static 
measurements of VTH and μ then determined by the above equation, through measuring 
the frequency at which current gain is 0 by the application of an input gate signal of 
constant amplitude and varying frequency for a constant drain voltage, or through 
measuring hybrid- or scattering-parameters. 
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Another measurement that can be used to characterise the speed of a transistor 
is fmax this is the frequency when the power gain is unity: 
𝑓𝑚𝑎𝑥 = √
𝑓𝑇
8𝜋𝑟𝑔 𝐶𝑔𝑑
 ( 2-38 ) 
where rg is the resistance of the gate and Cgd is the gate drain capacitance. For a TFT in 
transdiode mode, the frequency response is not the same. Uno et al.,(60) considering the 
transit time as the inverse of the maximum frequency response, fTD-max, of the diode derived 
the following equation: 
𝑓𝑇𝐷−𝑚𝑎𝑥 =
𝜇
2𝐿2
𝑉0 (
√1−𝐵2
𝑐𝑜𝑠−1𝐵
− 𝐵) ( 2-39 ) 
where V0 is the amplitude of the input signal and 𝐵 =
𝑉𝑜𝑢𝑡
𝑉0
. This value is roughly π times 
higher than the transition frequency, and there is no relation to drain and gate capacitance 
as these electrodes are now connected electrically.   
For Schottky diodes, cut-off frequency can be defined and measured in several 
different ways. One approach emerges from a simple equivalent circuit of a Schottky 
diode, as shown in Figure 2.9. Here, the effects of the series resistance or spreading 
resistance, Rs, is considered in parallel with a nonlinear barrier resistance, Rb, which is 
shunted by a nonlinear junction capacitance, Cj. At a certain frequency, Cj shorts Rb. This 
frequency is defined as the cut-off frequency where RS = 1 𝜔𝐶𝑗⁄
, i.e. fCO = 1 2𝜋𝑅𝑠𝐶𝑗⁄
.  
Figure 2.9: Equivalent circuit of Schottky diode. 
Thus the theoretical cutoff frequency can be estimated by calculating values of Rs 
and Cj, or through measuring the frequency dependent real and imaginary values of 
impedance and observing the point where the values are equal (as impedance for an RC 
network is given by 𝑍 = 𝑅 −
𝑗
𝜔𝐶
). In practice, real and imaginary impedance values can 
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be extracted from single port scattering (s11) parameters using a vector network analyser. 
Clear from this definition, as from previous definitions, is that mobility is correlated to 
device frequency performance. This becomes more apparent when considering Figure 
2.10, which plots the reported cut-off frequency against mobility for the materials 
considered in this section (nanomaterials, oxide semiconductors, organic small 
molecules and polymers). There is a clear trend between frequency performance and 
mobility. However, this is not the only factor, as device configuration, discussed in the 
following section, may also have an influence. 
Another common approach (and the approach employed in this thesis) is to 
define the cut-off frequency as the frequency at which the device outputs half of the 
maximum possible output power (i.e. the output at lower frequencies). This is the 
equivalent of observing a power of -3dB. An analogous way of stating this is the frequency 
at with the voltage reaches 1
√2
⁄  ≈ 0.707 of its peak value.  
In practice, the voltage measured is a DC value rather than AC. Measuring DC 
voltages is often far simpler than measuring high frequency AC signals, but this method 
is also employed as the applications of many of these high frequency devices are in 
AC/DC rectifiers (e.g. RFID technology). Diodes are bound to have a slower response 
than other passives in the rectifier circuit. Thus the -3dB point of a diode in a rectifier 
circuit gives a good estimation of the device cut-off frequency and is one of the most 
practical versions of the device cut-off frequency that can be documented.   
Figure 2.10: Mobility vs. frequency (transition frequency, -3dB point or otherwise extracted) for the 
materials classes examined in this chapter for high frequency flexible electronics. 
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A diode itself does not produce a pure DC signal, rather it produces a half wave 
signal from a sine wave input (see red signal in Figure 2.11 (b)). Some basic circuitry can 
be constructed to achieve a fully DC output. A DC signal can be seen in a half wave 
rectifier by combining the diode with a low pass filter as shown in Figure 2.11 (a). The 
output signal is given by the discharge of the capacitor. As such, the output signal (green 
in Figure 2.11 (b)) shows a small AC ripple with a large DC offset.  
The AC ripple in the output can be reduced by taking advantage of the full input 
sine wave. Figure 2.11 (c) shows the circuit schematics of a full wave bridge rectifier. 
Here, the effect of the diodes is shown in red in Figure 2.11 (d), while again the capacitor 
has the effect of outputting the green signal in Figure 2.11  (d) from the circuit. In this 
case, the shorter time between the charging cycles of the capacitors leads to a reduction 
in the AC ripple seen. However, the addition of extra components can lead to a reduction 
in the frequency performance of the more complex circuit.  
Figure 2.11: (a) Half wave DC rectifier. (b) Input sine wave (red) and output DC voltage with small AC 
ripple (green). (c) Full wave bridge rectifier. (d) Input (red) and output (green) signal from the full wave 
bridge rectifier circuit. (e) Voltage quadrupler employing four diodes and four capacitors. (f) Double half 
wave rectifier. 
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In some practical cases, a higher DC voltage than could be outputted from the 
aforementioned circuits for a given input signal may be necessary (for example, energy 
harvesting of weak signals to charge batteries, driving high voltage logic components). In 
such circumstances voltage multiplier circuits are most often used. Figure 2.11 (e) shows 
how cascaded diode and capacitor cells can be combined to make a charge pump circuit, 
in this case a voltage quadrupler. By subtracting or adding these cells, voltage doublers, 
triplers and higher order multipliers can be realised, though the output is limited in terms 
of current capacity. A double half wave rectifier, or Delon circuit, shown in Figure 2.11  
(f) works on a similar principle, taking advantage of the full sine wave input to produce a 
DC signal with double the peak of the input sine wave.  
The output voltage required depends on the application. Figure 2.12 shows 
measured output voltages as a function of input signal amplitude at a frequency of 13.56 
MHz for different materials. In some cases, multipliers have been used to boost the 
output voltage above the input signal amplitude. These different material classes shall 
now be considered in more detail. 
Figure 2.12: Output voltages of rectifier circuits measured at 13.56 MHz as a function of input 
amplitude. Data points with output voltages above the input level have utilised voltage multipliers. 
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2.4.3 Organic Rectifying Devices 
Organic semiconductors have been of interest for over 20 years. The ability to tailor the 
structure of small molecules or polymers to alter electronic properties has been a key 
driver and has led to a catalogue of thousands of materials. As a result, and due to their 
optoelectronic properties, organic light emitting diodes (OLEDs) are set to dominate the 
display market in the coming years. The ease of solution processability of organics is a 
motivator, although the level of ease varies from material to material. Low mobilities and 
stability (particularly of solution processed organic semiconductors) have hindered 
industrial adoption of such materials for logic devices and high frequency electronics. 
These issues are being addressed, and as such there has been a surge of reports of high 
frequency organic devices in recent years. 
2.4.3.1 TFT Geometric Considerations 
Where the active layer mobility cannot be enhanced to a significant level to give sufficient 
TFT frequency performance, the device architecture must be altered. Parasitic 
capacitance can be greatly reduced in TFTs if the gate to source/drain overlap, i.e. the 
contact length (LC), is minimized. Zaki et al. (61) investigated the effect of varying the 
overlap of the source/drain electrodes with the gate electrode via s-parameter analysis. 
The authors were able to achieve good alignment using silicon stencil masks and 
fabricated TFTs with a dinaphtho[2,3-b:2′,3′-f]thieno[3,2-b]thiophene (DNTT) active 
layer. Here, the authors note that the impact of gate/source capacitance and gate/drain 
capacitance are not symmetric. Through modelling and experiment they demonstrate a 
doubling of the device transition frequency (fT) from 2 MHz to 4 MHz by varying the 
source-gate electrode overlap while keeping the total source/drain-gate overlap constant. 
The authors have shown that this stencil lithography process is compatible with flexible 
125 µm thick polyethylene naphthalate (PEN) substrates by fabricating 1 µm channel 
length TFTs with small electrode overlap based on a similar small molecule 2,9-didecyl-
dinaphtho[2,3-b:2′,3′-f]thieno[3,2-b]thiophene (C10-DNTT).(62) The TFTs were used to 
fabricate ring oscillators which showed > 1MHz operation at low voltage (2 – 3 V) thanks 
to the low device dimensions and the high mobility of the semiconductor (1.2 cm
2
 V
-1
s
-1
). 
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Obviously, a complete removal of any overlap of electrodes is advantageous for 
parasitic capacitance reduction. This can be achieved using a self-aligned gate process. 
The process usually relies on exposure of a photoresist through the back of a substrate, 
with the use of one pre-patterned electrode to pattern the other. Promisingly, Uemura et 
al. (63) demonstrated vacuum processed 20 MHz and solution processed 10 MHz self-
aligned TFTs using DNTT as the active layer. A dual gate architecture was employed to 
reduce the source/drain contact resistance. This type of architecture rules out the device 
as a passive component as gate voltage is needed to achieve optimal device performance 
however. Employing nanoimprint lithography (NIL) with a self-aligned process allows 
for the fabrication of short channel lengths with minised LC. This route is also promising 
as it is more scalable for large-area applications than photolithography. Vacuum 
evaporated small molecule TFTs have been demonstrated employing NIL on flexible 
substrates. However, the frequency operation of these devices remains below 1 
MHz.(64,65)   
While beneficial in the reduction of capacitance, a complete reduction in the 
contact length to 0 can be detrimental to carrier injection. Ante et al.  (66) have examined 
the relationships between contact length, contact resistance, and effective mobility in 
aggressively scaled staggered organic TFTs. Considering DNTT TFTs with varying 
channel lengths and widths, the authors concluded that reducing the contact length below 
the transfer length, the length over which 63 % of the charge carrier exchange between 
the contacts and the semiconductor occurs (which is found to be 10 µm in this specific 
case), causes the contact resistance to increase considerably, and thus the effective 
mobility to reduce. As a result of simulations, the authors found a peak in transition 
frequencies of the devices when the contact length equalled the transfer length, with 
predicted values of fT in the low MHz regime for these devices. This conflicts with the 
simple interpretation of transition frequency presented in Equation (2-37). As a means 
of boosting fT, the authors suggest decreasing the transfer length. This could be achieved 
by means of area selective contact doping. Xu et al. (67) present a different approach in 
an analytical model to determine the ideal contact length for a generic organic 
semiconductor. By considering the inner Joule heating within the semiconductor, they 
have found that the contact length should be roughly 6 times the organic semiconductor 
thickness (t) for contact resistance minimisation and hence device optimisation. When 
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channel lengths are significantly reduced (i.e. L approaching t), short channel effects 
become non-negligible and thus a larger contact length is required. 
Alternative device structures to conventional self-aligned TFTs have been 
proposed for frequency optimisation of organic devices. Uno et al. (68) proposed a 
vertical 3D transistor based on DNTT and fabricated on flexible PEN substrates. The 
vertical channel enabled the implementation of a short channel length of 1 µm and was 
gated from the side using a multicolumnar epoxy supporting structure fabricated via 
photolithography (though the authors later showed this step could be carried out using 
NIL).(69) This architecture allowed top contacting of the active material with one 
electrode, which had a strong effect on minimizing the device contact resistance, and 
which the authors note is difficult to achieve for short channel lengths when using planar 
structures with organics. Thanks to these advantages, devices with high current densities 
of 2.6 A cm
-2
 and small subthreshold swings of 1.6 V/decade were realized, despite a low 
mobility of 0.2 cm
2
 V
-1
 s
-1
. The frequency performance of the device was analysed by 
pulsing the gate voltage for a constant drain voltage and observing a rise in drain current 
to 70 % of its full value in 250 ns. This corresponds to a frequency response of 4 MHz. 
The authors later improved the frequency performance of the DNTT vertical devices by 
patterning the gate on the side wall only, so as to minimize the contact length, and 
reduced the channel length to 800 nm.(60) The former had the effect of reducing the 
capacitance five-fold, to a value of 6 pF. When operated in transdiode mode, the TFTs 
exhibited an impressive cut-off frequency of 20 MHz. 
2.4.3.2 Pentacene: Benchmark for Organic Schottky Diodes 
Pentacene has long been studied in the field of organic electronics, and was recognized 
early on as a candidate for high performance devices owing to its high hole mobility (> 1 
cm
2
 V
-1
 s
-1
) due to its extended π-system with strong intermolecular overlaps, and its 
suitable HOMO level (-5.1 eV) for injection of holes from electrodes such as Au (work 
function ̴ -5.2 eV).(70–72) As a result of its satisfactory mobility and extensive use, 
demonstrations of high frequency performance of pentacene devices have been made. 
Baud et al. (73) fabricated ring oscillators based on pentacene TFTs and were able to 
obtain load modulation when the circuit was inductively coupled to an antenna with no 
rectifier present up to a frequency of 6.5 MHz. Marien et al.  (74) designed Dickson 
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voltage triplers based on pentacene TFTs in transdiode mode, with an efficiency of 48%, 
and capable of driving a 9-stage ring oscillator at a clock frequency of 9 kHz. 
While these results are promising, it has been the integration of pentacene with 
Schottky diodes which has led to the greatest strides in frequency performance. In 2005, 
Steudel et al. (75) reported a pentacene diode with a cut-off frequency of 50 MHz while 
operated in a single half wave rectifier. The pentacene layer was found to be 160 nm 
thick and the incorporation of a poly(3,4-)ethylenedioxythiophene:polystyrenesulfonate 
(PEDOT:PSS) layer between the pentacene and the Au Ohmic contact allowed current 
densities of 2,100 A cm
-2
 to be reached.  At 14 MHz, the diode output an 11 V DC signal 
over a 1 MΩ load for a ± 18 V AC input. While these operating voltages may seem high, 
the authors noted at the time that at least 10 V would be necessary to drive a circuit based 
on organics. Based on the high voltage operation of the device, the authors note that a 
small signal analysis of the cut-off frequency, such as taking the inverse of the transit time 
(𝑓𝑚𝑎𝑥 =
1
𝑡𝜏
= (
𝜇(𝑉𝐴−𝑉𝐷𝐶
𝐿2
) where VA is applied voltage, Vdc is output voltage) is no longer 
valid. Rather, a dependence based on the speed with which the charges consumed by the 
load resistance (RL) at a DC voltage Vdc during one frequency cycle (ω) can be recharged 
onto the load capacitance (CL) by the current going through the organic diode during the 
fraction of the cycle in which the diode is in forward bias is derived: 
𝑓𝑚𝑎𝑥 =
9𝜇
16𝜋𝐿2𝑉𝑑𝑐
[(−3𝑉𝑑𝑐 + 𝑉𝐹)√𝑉𝐴
2 − (𝑉𝑑𝑐 + 𝑉𝐹)2 
+(𝑉𝐴
2 + 2𝑉𝑑𝑐
2 )𝑎𝑟𝑐𝑐𝑜𝑠 (
𝑉𝑑𝑐+𝑉𝐹
𝑉𝐴
)] ( 2-40 ) 
where VF is the transition voltage of the diode, the voltage at which the diode goes from 
Ohmic conduction to space charge limited conduction. The authors take a similar 
approach to calculate the maximum frequency operation of a diode connected TFT:  
(76) 
𝑓𝑚𝑎𝑥 =
𝜇
4𝜋𝐿(𝐿+𝐿𝐶)𝑉𝑑𝑐
[−𝑉𝐴√1 −
𝑉𝑑𝑐
2
𝑉𝐴
2 (3𝑉𝑑𝑐 + 4𝑉𝑇)  
+(𝑉𝐴
2 + 2(𝑉𝑑𝑐 + 𝑉𝑇)𝑎𝑟𝑐𝑐𝑜𝑠 (
𝑉𝑑𝑐
𝑉𝐴
) ( 2-41 ) 
and hence show that frequency operation at 13.56 MHz with a transdiode TFT is 
possible for materials such as pentacene with a measured mobility of 0.15 cm
2
 V
-1
 s
-1
. The 
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prediction also shows that the maximum frequency possible from a diode is up to two 
orders of magnitude greater than for a transdiode TFT. The authors later showed that 
pentacene Schottky diodes were capable of operating in the UHF regime, by 
demonstrating integrated half wave rectifiers on PEN foil operating with a 4.5 V DC 
output for a ± 30 V input at 896 MHz.(77) Most recently, a demonstration of a pentacene 
Schottky diode operating above 1 GHz has been demonstrated (discussed in the next 
section).(78)  
Owing to these impressive demonstrations, several groups have made attempts at 
showing pentacene Schottky diodes can be integrated with other components on flexible 
substrates. Cvetkovic et al.  (79) demonstrated a pentacene Schottky diode in parallel 
with a capacitor as a DC rectifier on 12 µm thick polyimide (PI) at frequencies up to 1 
MHz. Myny et al.  (80) implemented a double full wave rectifier by incorporating two 
pentacene Schottky diodes and two capacitors on 200 µm thick PEN foil. With an input 
signal of ± 10.9 V, the output from this setup is 14.9 V at 13.56 MHz, higher than would 
be achievable with a single diode. Gutierrez-Heredia et al. (81) built full wave bridge 
rectifiers based on pentacene diodes and tested them up to a frequency of 5 MHz. 
However, they note that the individual diodes output a higher DC voltage than the bridge 
structures when integrated into rectifiers. Finally, and most impressively, Myny et al.  
(82)showed that a double full wave rectifier based on pentacene diodes on 150 mm thick 
PEN foil could be used to power 64-bit and 128-bit transponder chips for RFID at 13.56 
MHz. The resultant transponders could be read at a read distance of over 10 cm from 
the RF source. The authors have included details of an encapsulation layer of Parylene 
C and Al but give no details on the stability or lifetime of the rectifiers in air. The 
demonstration RFID tags were based solely on pentacene and thus p-type only logic. 
2.4.3.3 The Role of SAMs 
Electrode surface modification has proven to be a key factor in terms of high frequency 
organic device performance. Surface modification can have the effect of aligning energy 
levels of contacts and semiconductors ideally, as well as attaining optimal semiconductor 
film morphology. While thin films can be used, as in the case where Steudel et al. 
employed PEDOT:PSS in a pentacene Schottky diode to achieve a higher current 
density as mentioned above, self-assembled monolayers (SAMs) are often preferred 
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owing to their ease of fabricating incredibly thin interlayers, which can nevertheless have 
a dramatic effect on the treated electrodes. SAMs can be deposited on a variety of 
surfaces depending on the anchoring group, and deposition is carried out in a low-
temperature self-assembly process from solution, usually via immersion for several 
hours.(83) 
In a recent report of a pentacene Schottky diode by Kang et al. (78) SAM 
modification of the Ohmic Au electrode was a critical factor in achieving frequency 
operation above 1 GHz. In this report the authors employ Raman spectroscopy to probe 
the molecular orientation of pentacene thin films, finding that Au surfaces treated with 
2,3,4,5,6-pentafluorobenzenethiol (PFBT) host more vertically aligned pentacene 
molecules as opposed to untreated Au surfaces. The change in orientation of the 
pentacene is attributed to the surface energy modification due to the SAM. Extracted 
hole mobilities from the space-charge limited current region in the I-V characteristics of 
vertical pentacene Schottky diodes show a correlated increase in mobility from 6.8x10
-4
 
cm
2
 V
-1
 s
-1
 to 0.11 cm
2
 V
-1
 s
-1
 when the Au surface is SAM treated. The authors attribute 
the relationship between molecular orientation and extracted device mobility to the 
diminished presence of grain boundaries in the vertical direction when the pentacene is 
in the standing-up configuration. The secondary effect of the PFBT SAM is in enhancing 
charge injection. PFBP has long been used to promote injection into p-type 
semiconductors from Au owing to the dipole moment of the small molecule lowering 
the effective work function of the metal at the surface.(70,84,85) Thus, the authors 
manage to demonstrate a device with a high current density of 100 A cm
-2
 and a -3dB cut-
off frequency in a half wave rectifier setup of 1.24 GHz. 
Kitamura et al. (86) used a similar surface modification approach in fabricating 
pentacene TFTs, using PFBT modified electrodes to enhance charge injection, and 
measured a maximum transition frequency of 10 MHz for a 2 µm channel length device. 
In this same report, the authors fabricate C60 fullerene TFTs. C60 has been employed in 
high frequency organic studies, as similarly to pentacene, it is a relatively high mobility 
small molecule which has been extensively studied. Herein, Kitamura et al. employ 4-
(dimethylamino)benzenethiol (DABT) treated Au electrodes to fabricate C60 TFTs. The 
effect is a change in the Au work function from 4.82 eV to 4.38 eV, and the realisation 
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of 2 µm channel length TFTs with electron mobilities of 2.22 cm
2
 V
-1
 s
-1
 and the highest 
reported transit frequencies to date for organic TFTs of 27.7 MHz. 
Schottky diodes based on C60 have also been demonstrated. As with the case of 
pentacene, the reported frequency operation is much higher. Im et al. (87) fabricated 
vertical diodes where the Schottky and Ohmic contacts were WO3 and Al respectively. 
At the Ohmic contact, a 2,9-dimethyl-4,7-diphenyl-1,10-phenanthroline (BCP) layer was 
employed for efficient Ohmic injection and to prevent migration of the Al into the C60 
layer during thermal evaporation. At the Schottky contact, a hexamethyldisiliazane 
(HMDS) SAM was used to achieve a shallower work function of WO3 (measured 4.3 eV 
with treatment, 4.6 eV without). The logic for this change in work function is the same 
before, and a dipole moment of 0.41 D pointing away from the metal has been reported. 
The result of the HMDS treatment was a decrease in the turn-on voltage for the diode 
and a higher DC rectified output at all frequencies. When measured in a half wave 
rectifier setup, these diodes exhibited an impressive cut-off frequency of 700 MHz. A 
current density of 46.5 A cm
-2
 at + 1 V was reported and the authors note the promise of 
C60 in vertical diodes as, unlike in pentacene, charge transport in C60 thin films is isotropic.  
2.4.3.4 Heterojunction Diodes 
Schottky diodes are not the only organic diode type to have been investigated for high 
frequency applications. Pal et al. (88) demonstrated a pentacene/ZnO PN junction diode 
with a large on-off ratio and current densities up to 160 A cm
-2
 at 5 V. High frequency 
performance was analysed by direct observation of half wave rectification and the device 
was seen to operate up to the measurement limit of 20 MHz. The stability of this device 
was also investigated and the signal was found to drop by only 10% after 2 months of 
storage in ambient conditions.  
The ability to dope organic semiconductors controllably will be important for 
high frequency applications. Modulating doping level allows for ideal matching of energy 
levels with various metal electrodes, as well as controllable alteration to device current 
voltage characteristics as desired. Kleemann et al. (89)  made progress in reporting on 
the fabrication of a PIN diode via a doped pentacene/intrinsic pentacene/doped C60 
heterostructure. The p-type dopant employed for the pentacene is 2,2-
(perfluoronaphthalene-2,6-diylidene) dimalononitrile (F6-TCNNQ), while the n-type 
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dopant for the C60  is tetra-kis(1,3,4,6,7,8-hexahydro-2H-pyrimido[1,2-a]pyrimidinato) 
ditungsten(II) (W(hpp)4). The device cut-off frequency is below 13.56 MHz. 
Nevertheless, the diodes are still capable of outputting ̴ 0.75 V at 13.56 MHz and ̴ 0.3 V 
at 300 MHz for an input signal of ± 2V.  
2.4.3.5 Solution Processed Small Molecule Devices 
A key advantage of organic electronics is solution processability, which leads to the 
possibility of inkjet printed devices or larger area roll-to-roll compatible methods such as 
Gravure printing. Solubility issues as well as substrate compatibility issues have made it 
difficult to realise thin films of high mobility, high frequency organic small molecule thin 
films such as pentacene or C60 from solution however. As film morphology has a large 
impact on charge transport in small molecule semiconductors, this is a critical point 
which must be addressed. Herwig et al. developed a precursor chemical route for 
pentacene based on [n]acenes.(90) Cantatore et al. (91) used this solution processing 
route to fabricate pentacene transdiode mode TFTs on 25 µm thick PI foil which were 
incorporated into functioning 13.56 MHz rectifiers. The rectifiers themselves functioned 
in 6-bit organic RFID transponders, providing a powerful demonstration of the solution 
processed diode. 
Precursors to traditional high quality vacuum processed small molecules certainly 
have their advantages, but an alternative is the use of their functionalized counterparts 
with solubilizing side chains (such as phenyl-C61-butyric acid methyl ester (PCBM) or 
6,13-Bis(triisopropylsilylethynyl)pentacene (TIPS pentacene)). Higgins et al. (92) have 
used zone casted TIPS pentacene in a self-aligned gate TFT and achieved transition 
frequencies above 1 MHz despite low mobilities of just 0.03 cm
2
 V
-1
 s
-1
. The use of 
scalable techniques such as zone casting of the active layer as well as the use of a novel 
nanoimprint technique, which allows channel lengths down to 375 nm, is promising. 
However, another choice is the use of emerging soluble high-mobility small 
molecules. Umerura et al. (93) developed a method for the deposition of highly ordered 
decyl substituted dinaphtho[2,3-d:2′,3′-d′]benzo[1,2-b:4,5-b’]dithiophene (C10-DNBDT) 
from solution to fabricate TFTs with mobilities on the order of 16 cm
2
 V
-1
 s
-1
.(93,94) This 
was achieved via an “edge-casting” technique whereby a droplet of the solution is 
sustained at an edge of a structure on an inclined substrate, so that the crystalline domain 
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grows in the direction of inclination. Operating these TFTs in transdiode mode led to 
cut-off frequencies in half wave rectifiers up to 22 MHz when the channel length was 
reduced to 2 µm.(95) The rectifier was integrated into a 13.56 MHz transponder and 
used to power a 5-stage ring oscillator based on complementary organic logic. 
2.4.3.6 Solution Processed Polymer Devices 
Organic semiconductors based on conjugated polymers offer another route 
towards solution processed high frequency flexible electronics. These systems offer more 
flexibility and ease of processing from solution over small molecule systems, but in 
general suffer from lower mobilities. 
Recently, Kang et al.,(96) using a commercial polymeric semiconductor, 
Lisicon® S1200, showed TFTs with transition frequencies above 1MHz with mobilities 
of 0.5cm
2
/Vs. Using silver ink as the S/D contacts and commercial SAM Lisicon®  M001 
an operation voltage of 10V was used to achieve MHz operation. Gate electrodes smaller 
than 5 µm were Gravure printed on PEN at fairly low temperature (140 °C for metal 
contacts) in air. Higgins et al.,(97) using a similar self-aligned approach as discussed in 
the previous section, recently fabricated TFTs with transition frequencies up to 3 MHz. 
This performance was achieved by minimizing electrode overlap capacitance to 0.03 pF 
mm
-1
 by employing a Gravure printed gate dielectric. The active layer consisted of the 
donor-acceptor copolymers diketopyrrolopyrole-thieno[3,2-b]thiophene (DPPT-TT) 
and poly([N,N′-bis(2-octyldodecyl)-naphthalene-1,4,5,8-bis(dicarboximide)-2,6-diyl]-alt-
5,5′–(2,2′-bithiophene)) (P(NDI2OD-T2)) which were inkjet printed. Bucella et al. (98) 
showed that alignment of P(NDI2OD-T2) polymer by combining pre-aggregating 
solvents for formulating the semiconductor and adopting a room temperature wired bar-
coating technique led to TFTs with extraordinary mobilities up to 6.4 cm
2
 V
-1
 s
-1
. The 
high mobility in these devices enabled a transition frequency of 3.3 MHz. Undoubtedly 
device architecture optimisation will lead to a boost in frequency performance. 
In terms of Schottky diodes, Altazin et al. (99) have provided a model whereby 
the cut-off frequency in unipolar organic devices is limited by the carrier time of flight 
rather than the diode equivalent capacitance as in a conventional Schottky diode. The 
result is that the cut-off frequency is given by: 
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𝑓𝐶 = 𝜇(𝑉𝐴 − 𝑉𝑡ℎ) 𝐿
2⁄  ( 2-42 ) 
where VA is the applied voltage, Vth  is the threshold voltage and L is the channel length 
(active layer thickness). Thus, the authors argue, polymer rectifiers may operate in the 
range of 13.56 MHz despite their inherently lower mobilities if the active layer thickness 
in minimized.  The hypothesis is backed up by the experimental fabrication of devices 
of varying thickness based on (poly(fluorene-alt-triarylamine) (TFB), where diodes with 
the lowest thickness (70 nm) exhibited the best RF performance ( ̴ 1.5 V DC output for 
±3 V AC input at 13.56 MHz). Lilja et al.  (100)noted this trend as well when they 
fabricated poly(triarylamine) (PTAA) Schottky diodes via Gravure printing, attaining 
diodes operating up to 10 MHz for the thinnest layer of 500 nm. Kim et al.  (101)similarly 
observed a higher frequency performance for thinner diodes fabricated from spin cast 
films of poly(3-hexylthiophene) (P3HT). The optimised devices here showed DC 
outputs of 3.2 V for AC inputs of ± 10 V at 13.56 MHz.  
The air stability of these polymer devices can be an issue. Lin et al.  (102) 
fabricated Schottky diodes based P3HTand poly(3,3-didodecylquaterthiophene) 
(PQT12) via spin coating. The PQT-12 device was superior in terms of performance (4 
V DC output at ± 10 V AC when in rectifier setup). Notably the PQT-12 diode showed 
some air stability, with minimal changes occurring in the I-V characteristics after 120 
hours in ambient conditions, while the P3HT diode showed a dramatic breakdown in 
rectification. This is attributed to the higher HOMO level of the PQT-12. Bose et al.  
(103) report the use of a commercially available amorphous co-polymer of arylamine 
and a fused aromatic species (FS102, Flexink Ltd.) for air stable solution processed 
diodes. The diodes show current densities of up to 10 A/cm
2
 at 10 V but rectification is 
only demonstrated as high as 10 kHz. 
Heljo et al. (104) report employing poly(triarylamine) (PTAA) as an air stable 
printed active layer. Half wave rectifiers produce 3.5 V DC on application of ± 10 V AC 
signals even after one month in air. The authors note that a decrease in the active layer 
thickness leads to an even higher output voltage, but also leads to a drop in the high yield 
of  ̴ 97% (for 32 devices measured). The PTAA diodes have further been incorporated 
into printed full wave bridge rectifiers. While the output voltage drops as compared to 
half wave rectifiers, believed to be caused by the voltage drop across the resistive 
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semiconductor, a decrease in the ripple of the output DC voltage is observed at low 
frequencies. Further integration of printed Schottky diodes has been carried out by many 
groups. Heljo et al.  (105) later employed PTAA diodes to build a four-stage charge 
pump circuit on a PET film, capable of outputting four times the voltage of a single diode 
rectifier (11.8V over a 10 MΩ load at 13.56 MHz). Considering further circuit integration 
of these diodes Li et al.  (106) considered the effect of printed PTAA diode capacitance 
on rectenna circuit resonance and found that the capacitance in this case is large enough 
that it must be considered, and that it has a significant effect on the DC output voltage.  
Others have further demonstrated the ability to integrate printed diodes. Lin et 
al.  (102)  used their printed PQT-12 diode with screen printed capacitors and an antenna 
to build a demonstrator wireless powerless transmission sheet. The resultant DC voltage 
transferred from a commercial 13.56 MHz RF radiator was sufficient to power a green 
LED. Jung et al. (107) employed a voltage tripler based on hybrid polyaniline 
(PANI)/colbalt doped zinc oxide nanowire diodes to fabricate an all printed rectifier 
incorporated into a roll-to-roll Gravure printed 1-bit RFID tag. The voltage tripler 
rectifier was capable of outputting 10 V at a read distance of roughly 1 – 3 cm from a 
13.56 MHz radiator outputting a signal of roughly ± 15 V.  
2.4.4 Metal Oxide Semiconductors 
Wide bandgap metal oxides have been investigated as semiconductors since the 
demonstration of the first SnO2 and In2O3 TFTs in 1964 (which were in fact proposed in 
a self-aligned gate TFT architectures for high frequency applications) (108)  followed by 
the first ZnO TFT demonstrated by Jacobs in 1968. (109)  The optoelectronic properties 
of metal oxides (particularly ZnO) and the potential for integration in flexible electronics 
led to a surge of research in the early 2000s. From a large-area industrial standpoint 
however, these materials suffered from a lack of uniformity to see wide scale adoption, 
the principle cause being the presence of grain boundaries. This changed rapidly with 
the first demonstration of amorphous indium gallium zinc oxide (a-IGZO) in 2004. (110)  
Nomura et al. demonstrated that while materials such as ZnO and In2O3 tended to 
crystallise, IGZO could be made in an amorphous phase, leading to greater device to 
device uniformity. Furthermore, TFTs were demonstrated on flexible PET substrates 
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and exhibited a Hall mobility exceeding 10 cm
2
 V
-1
 s
-1
. Since this initial work, interest in 
IGZO has soared, owing primarily to the drive for a replacement to amorphous silicon 
(a:Si) in flat panel display technology. The reduction in pixel size in liquid crystal displays 
(LCDs) calls for TFTs with higher mobility while the emergence of active matrix organic 
light emitting diode (AMOLED) displays, which call for more than one TFT per pixel, 
has further increased demand for higher mobility active layers. (111)  IGZO exhibits a 
roughly tenfold increase in mobility over a:Si, the traditional TFT material of choice for 
display technology. While low temperature polysilicon exhibits even higher mobilities of 
up to 100 cm
-1
 V
-1
 s
-1
, IGZO is again the material of choice due to its higher level of 
uniformity owing to its lack of grain boundaries. As a result of this, market forecasts put 
the amount of metal oxide backplanes in use by the display industry at 8 square 
kilometres by 2024.(112)  Despite its meteoric rise to industrial application, IGZO is still 
a relatively young material. As such, research is just now beginning to emerge on the high 
frequency performance of IGZO. Due to its high mobility, its compatibility with flexible 
substrates and its current and predicted maturity, IGZO and related metal oxides are 
expected to be instrumental to high frequency flexible electronics. 
2.4.4.1 Processing Routes 
The solution processing of metal oxide semiconductors is distinct from the solution 
processing of organics or nanomaterials in that the goal is to chemically convert a 
precursor solution to a stable metal oxide thin film; such a process requires a significant 
amount of thermal energy.(113) Nevertheless, progress has been made towards realizing 
low-temperature flexible-substrate-compatible metal oxide thin films. Kim et al. (114)  
have fabricated layers of In2O3, zinc tin oxide (ZTO), indium zinc oxide (IZO) and 
indium tin oxide (ITO) at temperatures as low as 200 °C using a self-energy-generating 
combustion chemistry technique. The process utilizes acetyl-acetonate as the fuel source 
and metal nitrates as oxidisers to generate an in situ exothermic reaction at localized 
higher temperatures that the substrate temperature. TFTs with an electron mobility of ̴ 
6 cm
2
 V
-1
 s
-1
 were demonstrated. Park et al. (115) have demonstrated that photochemical 
activation can be used instead of thermal annealing to form In2O3, IZO and IGZO thin 
films. Samples were exposed to deep ultra violet radiation which had the added effect of 
heating the samples to ̴ 150 °C. Semiconductor mobility as measured from TFT analysis 
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compared favourably to reference samples annealed at this temperature. The authors 
demonstrated IGZO TFTs on parylene substrates with mean field effect mobilities 
centred at 3.77 cm
-2
 V
-1
 s
-1
 for 49 measured devices. Ring oscillators from these TFTs 
exhibited maximum oscillation frequencies of  ̴  340 kHz, indicating some promise for 
the optimized high frequency application of the material. Aside from precursor 
conversion, the residue of organic contaminants from precursor materials or solvents 
also calls for high temperature processing.(116)  Lin et al. (117)  report a carbon-free 
ZnO hydrate precursor route towards the fabrication of ZnO thin films with mobilities 
in the range 4 – 5 cm2 V-1 s-1 on PEN substrates operating < 1.5 V. Such a value of mobility 
from the processing of the polycrystalline ZnO active layer at 160 °C is encouraging. A 
further promise of this approach may be the ability to combine layers of thin metal oxide 
films to realize a two dimensional electron gas, thus further suppressing scattering (due 
to impurities and phonons) and increasing device mobility, and thus cut-off frequency. 
Lin et al. (118)  combined < 10 nm thick layers of In2O3, Ga2O3 and ZnO, and found 
evidence for quantisation of electrons in a quasi-two-dimensional electron gas. As a result, 
mean values of mobility of 11 cm
2
 V
-1
 s
-1
 of metal oxide heterojunction TFTs on PEN 
substrates fabricated at 175 °C were measured and mobilities > 40 cm
2
 V
-1
 s
-1
 were 
measured when devices were fabricated at 200 °C on glass substrates. 
The majority of reports on the high frequency performance of metal oxide 
semiconductors concern IGZO. There are a few exceptions. IZO TFTs have been 
demonstrated with fT = 155 MHz and fmax = 180 MHz.(119)  Wang et al. (120)  investigated 
the implementation of high-k dielectrics with ZnO TFTs for low voltage applications and 
fabricated a ZnO TFT with a Gd2O3 gate dielectric with values of fT = 180 MHz and fmax = 
240 MHz. In these two examples the active metal oxide layer has been deposited via 
sputtering. Indeed, despite many reports of solution processing routes, the most 
investigated deposition route for metal oxides including IGZO has been sputtering. 
Undoubtedly, the demonstrations of large-area sputtered devices from the display 
industry have been key to the adoption of this method,(121) though the potential of 
solution processed metal oxide semiconductors in the future should not be discounted. 
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2.4.4.2 Integration in the 13.56 MHz band 
The performance of IGZO in the HF (13.56 MHz) band has been well documented. 
Partly due to this, and partly due to the maturity of IGZO device processing techniques 
from the display industry, much effort has been focused on device integration, 
optimisation and flexible performance. It seems clear IGZO will play some part in short 
term emerging high frequency flexible electronics, the question only is to what extent. 
Chen et al. (122) fabricated IGZO/p-Cu2O heterojunction diodes on PEN 
substrates and attained current densities of 1 A cm
-2
 at +1V and observed DC rectification 
up to 27 MHz. However, much of the work on rectifiers in the RF frequency band has 
carried out using TFTs rather than diodes. 
A key to the implementation of TFTs as rectifiers is achieving a low operating 
voltage. This can be done by fabricating TFTs with a small subthreshold slope. 
Fabricating fully depleted channels is one way to achieve this. In this case, the charge 
carrier density in the channel must be lower than the maximum amount of gate-
controllable charge, and the channel thickness must be smaller than the maximum 
depletion layer width.(123)  Kawamura et al.  (124)  achieved this by employing a thin 20 
nm IGZO active layer via RF magnetron sputtering in a bottom-gate/top-contact 
architecture. The low subthreshold slope of 160 mV/dec enabled low-voltage operation. 
With these devices they built a double half wave rectifier based on two diode connected 
TFTs and two TFTs acting as switches. The result was a rectifier outputting a 12 V DC 
signal at 13.56 MHz for a ± 9 V input AC signal. 
From a large scale processing point of view, it can be advantageous to use the 
same active material in the rectifier that will be employed in the logic circuit of the device. 
Complementary logic is most often preferred due to its lower power consumption. One 
of the main drawbacks when employing IGZO is the lack of p-type oxide semiconductors 
available for integration into complementary logic. Addressing this point, Ozaki et al.  
(125)  showed that logic power consumption could be reduced by a factor of 10,000 by 
designing active load logic as opposed to saturated load logic, and thus demonstrated the 
first functioning IGZO integrated circuit powered wirelessly at 13.56 MHz. The 
integrated circuit consisted of a reset circuit, a clock circuit consisting of a ring oscillator, 
a 4-bit read-only-memory (ROM), a memory driver, and an encoder. The power 
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consumption was as low as 20 µW and operation was observed for an input AC power 
of 40 mW from a commercial RF coil antenna at a read distance of 70 mm. 
Myny et al. (126) demonstrated the first IGZO TFT rectifier on plastic, the 
authors reporting a double half wave rectifier employed in a near field communication 
(NFC) tag, comprising of a load modulator and code generator on PEN. The power 
consumption of the IGZO logic is addressed via the fabrication of dual-gate TFTs, which 
enable more control over the threshold voltage of the TFTs. Further reports of rectifier 
and logic circuit based IGZO TFTs on flexible PEN substrates indicate that the devices 
are stable under flexing, with operation down to a bending radius of 2 mm and a strain 
of up to 0.8%.(127)  
An advantage of IGZO is that its wide bandgap leads to optical transparency. 
Furthermore, other transparent metal oxide materials exist as conductors (indium tin 
oxide, ITO) and insulators (Al2O3). In principal these compatible materials may be 
combined to fabricate transparent TFTs. Cho et al. (128)  did just this, fabricating a 
transparent antenna based on ITO as well and coupled an AC signal to a transparent 
ring oscillator via both half wave and full wave IGZO TFT rectifiers. Yang et al. (129)  
used a similar TFT fabrication approach and took this a step further by demonstrating a 
transparent logic circuit, coupled to a half wave IGZO TFT rectifier and ITO antenna. 
2.4.4.3 Towards UHF IGZO applications 
While IGZO has thus been demonstrated to be compatible with RFID technology in the 
13.56 MHz range, its frequency response is not limited to this regime. Munzenrieder et 
al. (130) fabricated a self-aligned gate TFT on polyimide (PI) which exhibited an extrinsic 
value of fT of 135 MHz as measure via s-parameter analysis and device performance was 
maintained down to a tensile bending radius of 3.5 mm. Su et al. (131) made efforts to 
maximize current densities from IGZO TFTs on glass by employing thin bi-layer 
Al2O3/SiO2 gate dielectrics on glass substrates. The result was a device with current density 
of 22.5 mA/mm and values of fT and fmax of 384 MHz and 1.06 GHz respectively. 
Further strides towards the realisation of higher frequency IGZO devices have 
been made through the use of diodes. Chen et al. (122) fabricated IGZO/p-Cu2O 
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heterojunctions on PEN substrates and attained current densities of 1 A cm
-2
 at +1V and 
observed DC rectification up to 27 MHz. 
 As would be expected, Schottky diodes based on IGZO alone have a 
significantly improved frequency performance. Chasin et al. (132,133)  have 
demonstrated an IGZO diode on glass with high current densities of 800 A cm
-2
 at +1 V 
and cut-off frequencies measured via s-parameters of 1.8 GHz. Single stage rectifiers 
based on the diodes showed cut-off frequencies of 1.1 GHz. Optimisation of the contacts 
was found to be critical in this work, the authors noting the importance of an oxidation 
step on the Schottky Pd contact, as well as noting that the Ohmic Mo contact was capable 
of doping the IGZO active layer, so that layer thickness must be monitored. Minimisation 
of device area also proved important. Building on this work, Chasin et al.  (134) built a 
double half wave rectifier on glass capable of delivering 1 Vdc at a distance of 2 m from a 
transmitter antenna at the UHF band 868 MHz. 
Zhang et al.  (135) fabricated flexible IGZO Schottky diodes on PET substrates. 
The devices employed Pt as a Schottky contact and Al as the Ohmic contact. Current 
densities of 20 A cm
-2 
at +1V were lower than those demonstrated by Chasin et al. 
Nevertheless, intrinsic cut-off frequencies of 6.5 GHz were measured, and a rectifier 
output of 0.6 V for a ±2 V AC input at 2.45 GHz was reported.   
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2.4.5 Materials Summary 
Figure 2.13 shows a summary of the key figures of merit (both quantitative and 
qualitative) for the material classes which have been discussed. Each figure of merit has 
been assigned a score which is explained in further detail in Table 2-II. 
Figure 2.13: Summary of material classes figures of merit. 
Organic semiconductors arguably are the material class which show the greatest 
level of interest and development for HF RFID applications. Progress on small 
molecules and polymers has shown that both are capable of operation and integration to 
devices at 13.56 MHz. While the majority of work on small molecules has focused on 
vacuum processed techniques, there is promise in printable large-area small molecule 
organic electronics, through combining blend materials with lateral devices, the use of 
precursors and soluble small molecule derivatives and primarily through the emergence 
of new high mobility solution processable small molecules combined with novel 
deposition techniques. This is clear when one considers that even vacuum deposited 
small molecule devices with the highest frequency (>1 GHz) exhibited carrier mobilities 
< 1 cm
2
 V
-1
 s
-1
. Doubtless the frequency limits of small molecule devices will be pushed in 
coming years as solution processed small molecules which have shown substantially 
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higher mobility (> 10 cm
2
 V
-1
 s
-1
) are tested for frequency response. Polymers are unlikely 
to find applications above 13.56 MHz. Nevertheless, further optimisation of processing 
and new material investigation to yield more efficient rectifiers in this regime will be of 
interest owing to the ease of processing these materials from solution.  
The rapid rise to industrial maturity of metal oxide semiconductor technology 
over the past decade is surely promising for its future flexible high frequency applications. 
The lack of solution processable metal oxide semiconductors operating in the UHF band 
may not be a concern as flexible substrate-compatible techniques such as sputtering have 
been developed. Nevertheless, it will be interesting to see if solution processed metal 
oxide thin films can compete in future.  
 
 
Table 2-II: Scoring system for material classes figures of merit. 
 
  
 1 2 3 4 5 
Frequency <13.56 
MHz 
̴ 13.56 MHz ̴ 100 MHz ̴ 1G Hz >10 GHz 
Mobility  <1  1 cm
2
 V
-1
 s
-1
 10 cm
2
 V
-1
 s
-1
 100 cm
2
 V
-1
 s
-1
 >100 cm
2
 V
-1
 s
-1
 
Printability Soluble/ 
Dispersible 
Spin coated 
demonstrate
d 
Spray/dip/bar 
coated 
demonstrated 
Printing demo 
(gravure, inkjet 
etc.) 
Large scale 
(R2R) demo 
Compatibility 
(1 point each) 
Air stability Unipolar 
logic 
demonstrate
d 
etchant 
stability 
bipolar logic 
(+2) 
high spatial 
uniformity 
Maturity Little or no 
demos of 
target 
application  
Maturity in 
academic 
literature 
Commercial 
prototypes 
Commercial 
applications in 
other areas 
Commercial 
maturity 
Flexibility 
(Bending 
Radius) 
Performs 
under 
some strain 
>10 mm 1 – 10 mm <1 mm Theoretical 
limitation of 
bending up to 
90° 
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2.5 Memory Devices 
Digital electronics is based on two cornerstones: logic circuitry, semiconductor device 
based technology allowing the processing of information, and memory devices, the 
components that allow the storage of such information. The criteria for a memory device 
are relatively straightforward. Current technology is based on binary, thus memory 
devices operate in one of two states (on or off, 1 or 0). The device must be able to switch 
between these two states. Thus far, a TFT meets the criteria. However, a TFT, which 
can operate in an on or off state, requires the application of a gate voltage to remain in 
one of the two states, leading to a non-zero power consumption for continual memory 
storage. This is the case in conventional random access memory (RAM). While non-
volatile elements (e.g. magnetic storage, optical storage) have been routinely used for 
more permanent storage such as read only memory (ROM), there is an emphasis now 
on developing non-volatile memory devices for more efficient RAM. Flash memory is 
an example of significant progress in this direction, the memory devices being based on 
floating gate TFTs.(136) However, there are now several other competitors in non-
volatile memory devices, including ferroelectric devices,(137) magnetoresistive 
devices,(138)  phase-change devices,(139) and spin transfer torque memory devices.(140) 
A final emerging device class is memristive devices, based on the phenomenon of 
resistive switching, which shall now be introduced in more detail. 
Resistive switching is the effect whereby a dielectric medium exhibits a reversible 
shift in its bulk resistance on the application of an externally applied electric current or 
field. The process is non-volatile and generally observed with materials on the nanoscale, 
thus interesting for investigation for integration into future technology.  
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2.5.1 Transition Metal Oxide Resistive Switching 
Resistive switching is observed a variety of materials, but the majority of research has 
been carried out on transition metal oxides. The first work was carried out in 1960s when 
Hickmott noticed the effect in a series of binary oxide sandwich structures with different 
metal electrodes.(141)  However, Si based technology took centre stage for several 
decades until a renewal of interest in the type of switching in the early 2000s was seen as 
Moore’s law called for components on the nanoscale and owing to the low power 
consumption of non-volatile devices. Breakthroughs were reported in 2000 by the groups 
of Ignatiev (142)  and Bednorz (143)  with reports of reversible and reproducible non-
volatile change of the resistance state of two-terminal devices. Since then a range of TMO 
memristive devices have been reported, ranging from those based on simple binary 
oxides, such as TiO2  and HfO, to ternary perovskites such as SrTiO3 and SrZrO3 , to 
more complex multi-component compounds including the colossal magnetoresistive 
manganites LaCaMnO3 and Pr1−xLaxCaMnO3 and cuprate superconductors YBCO and 
BSCCO, to name but a few.(144)    
Switching can be defined as unipolar or bipolar. In the case of unipolar switching, 
the system may be switched by the successive application of electric stress of either the 
same or opposite polarities. A high voltage forming step is also required, after which the 
device enters a low resistance state (LRS). After the forming process, the cell in a LRS is 
switched to a high-resistance state (HRS) by applying a threshold voltage (reset process). 
Switching back to the LRS (set process) is achieved by applying a threshold voltage that 
is larger than the reset voltage (see Figure 2.14). Meanwhile in bipolar switching, switching 
of the system occurs with application of successive electric stress of opposite polarity and 
a forming step is generally not required.  
There is broad discussion on the origin of the switching mechanism.  A popular 
model is the filament model (Figure 2.14 (b)). In this model, the LRS arises from the 
formation of a conducting filament through the insulating matrix. Rupture of the filament 
gives rise to the HRS, but is a reversible process. 
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Figure 2.14: (a) I-V characteristics of unipolar resistive switching behaviour showing. (b) Schematics of 
the initial state (as-prepared sample) and (1) forming, (2) reset, and (3) set processes according to the 
filament model for unipolar switching. Reproduced from (144) (© IEEE 2008). 
Thermal redox and/or anodisation near the interface between the metal 
electrode and the oxide is widely considered to be the mechanism behind filament 
formation and rupture in unipolar switching,(145) while for bipolar switching, 
electrochemical migration of oxygen ions is regarded as the driving mechanism.(146)  
Nevertheless, the exact nature of filament formation is still disputed. A more complete 
review of the topic can be found in reference (147). As well as explaining resistive 
switching, filaments give rise to interesting phenomena, such as observed quanitsed 
conductance owing to their quasi-one dimensional structure.(148)  
2.5.2 Alternative Materials 
Polymers are another class of material where there is a gathering amount of research on 
resistive switching. Filament models are again used to describe the origin of 
switching.(149,150) Two routes toward filament formation are possible, the direct 
shorting of electrodes, which is associated with a high threshold voltage, and the fusing 
of carbon in the polymer film, associated with a low threshold voltage.(151) Direct 
shorting tends to occur in ambient environments, where the presence of oxygen leads to 
burning off of the organic allowing the formation of a direct filament between electrodes. 
In this case, new filaments are observed to form in each cycle, with destruction of the 
sample occurring after roughly ten cycles. The formation of carbon filaments is 
associated with an oxygen free environment where high local temperatures can cause 
pyrolysis of the polymer without any oxidising chemical reaction. In this case, no new 
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breakdown regions are formed between successive cycles, and the devices are more 
stable exhibiting up to 10
8
 switching cycles before breakdown.(152) Alternative 
mechanisms to filamentary conduction can be used to describe the switching in polymers 
such as a conformational change in the polymer thin film or the build-up of space charge 
at interfaces.(131)  
Extensive reports have also been made on quasi-two and -one dimensional materials such 
as graphene, carbon nanotubes (153) and graphene oxide, (154) where the switching is 
also reportedly due to filamentation. An alternative device was demonstrated by Liao et 
al.;(155) the starting carbon nanotube network was conductive (i.e. in the LRS) and was 
broken down by the application of a current which led to substrate assisted oxidation of 
the network and the formation of a break-gap. Switching then occurred via filamentation 
through the SiO2 substrate. 
 
Figure 2.15: SEM images of bridge formation and breaking in lateral Ni/CuO/Ni lateral 
structure. Reproduced from (156) . 
2.5.3 Lateral Devices 
Visualisation and measurement of conductive pathways in sandwich type structures has 
proven difficult. As a result, lateral device architectures have emerged as a tool for 
understanding filamentation.(156–159)  
2.5.3.1  Nanogap Resistive Switching 
In 2006, Naitoh et al. (160) reported on the first resistive switching in nanogaps, where 
the switching behaviour is not due to the formation of conductive channels. The authors, 
having fabricated Au nanogaps (5 – 10 nm) on SiO2, conjectured that the change in 
resistance between an observed HRS and LRS was due to changes to the nanogap 
dimensions. At a low voltage (+3.5 V) field evaporation with electrostatic attraction or 
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field-induced migration were said to be candidates for decrease in nanogap size. A 
competing repulsive force (either Joule heating or electromigration) prevented full 
shorting of the electrodes. Evidence for the change in gap size was given through SEM 
images, a temperature independence of the current (associated with tunneling rather than 
Ohmic conduction) and the ability to increase the resistance gradually by increasing the 
reset bias pulse amplitude. The authors further ruled out an effect of the substrate on the 
switching mechanism.(161) The hypothesis that field evaporation is the driving 
mechanism for gap shortening was strengthened by an observed relationship between the 
threshold set voltage and the melting point of various electrodes (Au, Pd, Pt and Ta) 
used in a study. (162) The current in the devices may be tuned to some extent by 
increasing the nanogap width. This finding implies that several points of the nanogap 
electrodes contribute to the tunneling current rather than just one. (163) As well as the 
finding that threshold voltage is dependent on electrode material, the same authors 
observed a dependence of switching on current density for different materials, and 
concluded that the switch from a LRS to a HRS may be caused by electromigration. (164)  
By investigating a single point where tunneling is occurring with Pt electrodes, and fitting 
the measured current to an equation for tunneling current: 
𝐼 =
𝑘1𝐴
𝑠2
(𝑥2 exp(−𝑘2𝑠𝑥) − 𝑦
2exp (−𝑘2𝑠𝑦)) 
where 𝑥 = √𝜑 − 𝑉 2⁄ , y= √𝜑 + 𝑉 2⁄ , k1 = 6.32 x 1010 V s-1, k2 = 1.025 J-1/2, s is gap length, 
A is tunneling emission area and 𝜑 is barrier height, Mizukami et al.  (165) extracted gap 
lengths of 0.8 and 1.2 nm for the LRS and HRS respectively. Naitoh et al. added to the 
catalogue of materials this effect is observed in, by demonstrating nanogap switching with 
Si, (166) while Takikawa et al. (167) utilized Ni nanogap electrodes.  
The switching speed is an important figure of merit for integration, such as in resitive 
RAM (ReRAM). Furuta et al. (168)  noted that the set voltage is the limiting factor at 50 
ns, while the reset voltage pulse can be applied in as little as 10 ns. From a further 
practical point of view, the effect is highly sensitive to atmospheric oxygen, the adsorption 
of such molecules on Au electrodes purportedly preventing any form of switching. (169) 
However, a different choice of electrode may be helpful, as switching in air using Pt 
nanogap electrodes has been reported.(170)   
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Chapter 3 
3 Experimental Methods 
Nanogap electrode formation and 
subsequent device fabrication are 
highly sensitive procedures. In this 
chapter, experimental methods used 
throughout this thesis are documented 
for clarity and to facilitate the 
development of this work. Further 
details of the optimisation of the 
adhesion lithography process are found 
in Chapter 4.  
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3.1 Fabrication 
3.1.1 Thermal Evaporation 
Metal contacts are evaporated using thermal evaporation. A sample holder is suspended 
roughly 75 cm above a tungsten boat or crucible. A high current is passed through this 
receptacle so that the bulk metal material within evaporates. The process is carried out 
under a vacuum of roughly 10
-6
 mbar. A quartz crystal sensor monitors evaporation rate 
and thickness in the automated setup. Typical evaporation rates of 0.5 – 2 Å/sec for Al, 
1 Å/sec for Cr and 0.1 – 0.3 Å/sec for Au are used. The system is housed in a dry nitrogen 
glove box to further mitigate any effects of atmospheric O2 on metal oxidation. 
3.1.2 Sputter Deposition 
Thin films of metal can also be deposited via sputtering. In a sputtering system, argon 
plasma at low pressure is accelerated towards a target at a high speed due to a 
combination of magnetic and electric fields. High energy argon ions strike the target and 
dislodge whole atoms. These atoms transmit through the plasma discharge and condense 
on the sample surface, forming a thin film. As with evaporation, the rate of deposition 
and final film thickness are monitored by a quartz crystal sensor. Sputter deposition is 
advantageous in that high melting point metals which are less suited for use in a thermal 
evaporator can be used (such as titanium). However, due to the high energy nature of 
the process, it leads to greater defect nucleation. Furthermore, sputtered thin films are 
prone to being contaminated by the sputtering gas. Sputtering was used for deposition of 
Ti films only. 
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3.1.3 Spin Coating 
Deposition of thin films from solution can be done in a variety of ways. One of the most 
reliable of these over small areas is spin casting. In general, there are three steps to the 
process: dispense and spread, spinning and solvent drying. The sample is held on a chuck 
and the solution directly dispensed over the whole substrate. The spin speed is ramped 
at a fixed acceleration typically to a few thousand rpm for up to a minute. A combination 
of the spin speed, spin time, solution viscosity and substrate surface energy control the 
film thickness. An anneal step follows to remove additional solvent and promote 
chemical conversion where necessary.  
3.1.4 Spray Coating 
Spray coating is an alternative solution processed thin film deposition route. An aerosol 
with small droplets is produced as a precursor solution is pushed through an ultrasonic 
nozzle using pressurized N2. The sample is held below on a hotplate so that the precursor 
solution decomposes on contact and a thin film is formed. The spray head is automated 
and parameters of speed, distance from substrate, number of sprays and precursor 
concentration may be altered to control film thickness. 
3.1.5 SAM deposition 
Self-assembled monolayers (SAMs) are organic assemblies formed by the adsorption of 
molecules from solution or the gas phase onto the surface of solids organizing 
spontaneously into crystalline structures. SAMs typically consist of a head group which 
reacts with the surface, an organic chain and a tail group. 
The process involves the chemisorption of the molecule to the surface. Certain 
head groups react with certain surfaces (trichlorosilanes with hydroxyl groups, 
phosphonic acids with metal oxides and thiols with Au). SAM formation is believed to 
occur in three steps: (1) a rapid adsorption of head groups onto the surface (2) a process 
of diffusion of molecules across the surface and initial upward orientation of tail groups 
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as islands (3) the formation of a close packed crystalline or semi-crystalline monolayer. 
(1)  Dense packing occurs more readily for SAMs with long (≥18) alkyl chains.  
SAM deposition is done via immersion of a sample in typically 1 mMol alcohol 
(2-propanol or ethanol) solution overnight at room temperature and in ambient 
conditions. Following treatment, samples are rinsed in the appropriate solvent, dried in 
a stream of N2 and thermally annealed at 80 °C for 10 minutes (see Section 4.2.1.1 for 
more details on the development of the process) 
 
3.1.6 Photolithography 
Basic patterning of metal thin films is carried out using a thin metal shadow mask placed 
in contact with the substrate facing the evaporation source. More accurate patterning is 
carried out using photolithography (introduced in Section 2.1.1). Negative photoresist is 
employed (Shipley S1813, Microposit) using standard processing routes.(2) S1813 is spin 
coated at 4,000 rpm for 45 seconds followed by a soft bake at 115 °C for 60 seconds. 
Exposure through the photomask is done using a contact mode mask aligner for 6 
seconds using the I-line from a mercury discharge lamp (365 nm). Commercial 
developer (MF-319, Microposit) is used with immersion of the samples for 40 seconds, 
followed by a water rinse and drying. Commercial Al and Au etchants are used for wet 
metal etching and photoresist is stripped using acetone followed by a 2-propanol rinse.  
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3.2 Surface Characterisation 
3.2.1 Atomic Force Microscopy 
The operation of an atomic force microscope (AFM) is based on a silicon cantilever 
with a sharp tip protruding from it at 90o. The system is operated in tapping mode, 
whereby the cantilever is oscillated at a frequency just below its resonance frequency 
and brought close to the sample. Electrostatic interactions between the tip and sample 
alter the amplitude of oscillation. The deflection of the cantilever is detected via the 
signal at a four quadrant photodiode of a reflected laser from the surface of the 
cantilever. Feedback systems drive piezoelectrics in the system to alter the height of 
the tip so as to keep the amplitude of oscillation constant. As the tip rasters across the 
sample, an image builds up from the data collected at each point. Data relating to the 
topography of the sample, as well as the phase of the signal are recorded 
simultaneously.  
3.2.2 Stylus Profilometry  
Stylus profilometry is a similar technique to AFM, whereby a sharp diamond stylus is 
contacted to the sample and dragged across the surface with a constant force applied. 
Thin film thickness is measured by scratching the thin film and measuring the profile. 
This technique is faster than using AFM, at the expense of both vertical and lateral 
resolution 
3.2.3 Scanning Electron Microscopy 
Electron microscopy works on the principle of high speed electrons exhibiting a small 
de Broglie wavelength (see Equation 2-3) and thus having a high resolution. In a scanning 
electron microscope (SEM), a conductive sample is placed beneath a high velocity 
electron beam which rasters across the surface. A spherical detector detects secondary 
electrons and builds up an image of the sample. The beam energy used is 5 keV. 
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3.2.4 Transmission Electron Microscopy 
Transmission electron microscopy (TEM) is a process whereby high energy electrons 
are passed through a thin sample. Due to the absorption of electrons by the sample, an 
image is formed. To produce thin samples for use in TEM, a thin slice of the sample is 
taken. This is done by placing the sample in an SEM, locating the area of interest and 
depositing a protective carbon and platinum layer via electron beam evaporation. A Ga 
ion beam (30 kV) is then used to cut the sample from the bulk after which it is attached 
to a Cu grid using a nanomanipulator. The sample is subsequently thinned down to ≈50 
nm thickness and cleaned via ion milling. TEM was carried out by Dr. Kui Zhao, Dr. 
Lethy Krishnan Jagadamma and Prof. Aram Amassian from the King Abdullah 
University of Science and Technology, Saudi Arabia. 
3.2.5 Kelvin Probe and Photoemission System 
The Fermi level at the surface of a thin metal film is important to know for device 
fabrication. Two methods are used to determine these values. The Kelvin Probe (KP) is 
operated by bringing an electrode of known work function into close proximity with the 
sample of interest. The sample is grounded. When the electrode is vibrated, a varying 
capacitance is set up, and this is used to measure the potential difference between the 
two metals, which is equivalent to the difference in their work functions.  
The photoemission system is based on the photoelectric effect. Light of varying 
wavelength is shone on the sample, resulting in the emission of photoelectrons once the 
energy of the incident light exceeds the work function of the metal. The detected 
photocurrent is amplified and used to determine the work function.  
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3.3 Electrical Characterisation 
3.3.1 Current-Voltage Characterisation 
DC electrical characterisation is carried out in a nitrogen atmosphere at room 
temperature using an Agilent B2902A semiconductor parameter analyser. The analyser 
is connected to a probe station with shielded wiring to avoid induction from external 
sources. At the probe station the contact to the sample is established. For each electrode 
a needle is brought down by a micro positioner. A micro positioner is a mechanic device, 
which allows moving the needle with precession across the sample. 
 
3.3.2 Impedance Spectroscopy 
Impedance (Z) is the complex resistance, given by:  
𝑍 = 𝑅 + 𝑖𝑋 ( 3-1 ) 
where R is resistance and X is reactance. For an ideal capacitor the reactance depends 
on the frequency f: 
𝑋 =
1
2𝜋𝑓𝐶
 ( 3-2 ) 
This dependency is used in an impedance analyser where a small AC voltage at 
varying frequency is applied across the device under test in order to determine the 
capacitance. The instrument used is a Solartron 1260 impedance analyser. C-V 
characteristics are extracted via the application of an AC signal at fixed voltage and fixed 
frequency for a varying DC voltage. 
3.3.3 High Frequency Measurements 
The high frequency response of diodes is measured by incorporating them into DC 
rectifier circuits, as shown in Figure 3.1. A sinusoidal signal with constant amplitude and 
varying frequency is applied to the circuit via a signal generator and the DC output is 
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measured over the internal 1 MΩ load of a digital oscilloscope. Measurements up to 20 
MHz have been carried out using a probe with a 1 nF capacitor mounted on a circuit 
board on the probe as shown in Figure 3.1. This circuit board also contains a 50 Ω 
terminator at the input of the signal for impedance matching of the signal. 
 
 
Figure 3.1: Schematic and photograph of experimental setup for high frequency measurements. 
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Chapter 4 
4 Nanogap Patterning 
Adhesion lithography (a-Lith) is a technique for the 
formation of asymmetric nanogap electrodes first 
demonstrated in Imperial College London in 2012.(1) 
My efforts, highlighted in this chapter, have focused on 
developing a-Lith to attain the smallest possible gap 
size resolution (< 10 nm) and the greatest degree of 
reproducibility (>90%). Further to that, I have 
developed a second nanogap fabrication technique, 
undercut lithography (u-Lith), as a means of 
controllably fabricating larger gap sizes for comparison 
with a-Lith. 
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4.1 Introduction 
Adhesion lithography (a-Lith) is a process for the large area patterning of gaps between 
asymmetric metal electrodes. It is based on the tuning of adhesion forces through the use 
of self-assembled monolayers (SAMs), and the selective removal of material through the 
use of appropriate adhesives. 
The reduction in cost and large-area scale up of nanopatterning has long been an 
area of interest, and is dealt with by the field of soft lithography.(2) The principal here is 
the copying of conventionally patterned features from a master to a soft stamp which may 
be used to pattern a material on a substrate in a variety of ways.(3) The similarity to a-
Lith is in the subtractive patterning of a thin film on the application of an adhesive layer. 
The difference is that, rather than the stamp/adhesive defining the area where material 
is removed, it is the substrate which defines this, having been treated in some parts with 
a hydrophobic SAM. 
SAMs have been studied for the past 30 years and have found use as etch 
resists,(4) nanoparticle stabilisers,(5) dielectrics for thin film transistors (6)  and have been 
hailed as the interface between surface science and microbiology.(7) However they are 
of interest in this work due to their ability to tune a substrate’s surface energy. In general, 
SAMs with a reactive tail group such as a hydroxyl tend to increase the surface energy, 
while less reactive tail groups such as a fluoride or methyl terminated SAM decrease the 
surface energy.  
SAMs have previously been used in the formation of nanogaps. Hatzor et al. (8) 
developed a molecular ruler technique to form nanowires of Au separated from Au 
parent electrodes by 20 – 100 nm. They achieved control over spacing by depositing 
multilayers of mercaptoalkanoic acid separated by Cu
2+
 ions on e-beam patterned Au 
electrodes. A second Au metalisation was followed by removal of the metal and organic 
layer via heated HCl:dimethylformamide (DMF) treatment. Tanaka et al. (9) showed 
that combining this technique with low energy electron beam irradiation, greater control 
over the gap location could be achieved. The versatility of the technique has been 
demonstrated by employing oligothiophenes and porphorin oligomers as molecular 
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spacers.(10) Anderson et al. (11) demonstrated that gaps as low as 10 nm could be 
fabricated between Au electrodes using the technique, with yields in the range 55% - 90% 
depending on the electrode width. Negishi et al. (12) reduced the molecular layer 
thickness to attain a gap size estimated by the junction tunnelling characteristics of 2 nm. 
Johnson et al. (13) have demonstrated the applicability of this technique to asymmetric 
materials, by evaporating SiO2 onto SAM treated Au contacts, and treating the samples 
in piranha etchant. The key differences between these techniques and a-Lith is the use 
of a strong oxidant to remove the second layer rather than an adhesive. 
Another method adopted in the formation of nanogap electrodes has been the 
creation of an overhang on top of a patterned metal electrode, followed by a second 
metallisation step. Dirk et al. (14) employed this method on a silicon substrate with a 
buried oxide layer to form a vertical Au/Au nanogap. Fursina et al. (15) took this a step 
further, utilizing the oxidized Cr layer deposited on top of patterned Au electrodes and 
so were able to create a planar Au/Au nanogap by the removal of the Cr layer following 
a second Au metallisation step. They thus created nanogaps on the order of 10 nm. 
Bauman et al. (16) report a 5 nm Au/Au gap using this method while Zhu et al. (17) 
achieved a 3 nm gap size employing this method. Gao et al. (18) utilized a SiNO sacrificial 
layer to create gap dimensions as low as 5 nm. Detailed in this chapter is a simplified 
version of this technique, using the photoresist while wet etching the starting electrode to 
create the desired overhang. The technique is named undercut lithography (u-Lith). 
While u-Lith inherently does not give as good resolutions as the methods reported above, 
it does allow the fabrication of larger gap electrodes with some control for comparison 
with the smaller gap electrodes fabricated via a-Lith. 
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4.2 Adhesion Lithography 
Figure 4.1 outlines the generic a-Lith method employed in this work, which is further 
discussed below.  
Metal-metal gaps are fabricated on an array of substrates including polycrystalline 
silicon (p-Si), polyethylene terephthalate (PET), polyimide (PI) and polyethylene 
naphthalate (PEN), though for convenience the most commonly used substrates were 2 
x 2 cm borosilicate glass. The first step entails the patterning of an initial metal electrode 
(M1), carried out by either shadow mask lithography or photolithography. Electrodes 
used for M1 included Al, Ti and Au. Samples are then treated in a SAM solution.  
The SAMs chosen are methyl-terminated octadecanes. The methyl-termination 
ensures the hydrophobicity of the metal surfaces, while the long alkyl chain length has 
been reported to lead to optimal small molecule ordering, and hence the minimisation 
of pinhole defects.(4) The small molecule head group depends on the choice of material 
for M1. In the case of oxidisable metals (i.e. Al and Ti), a phosphonic acid head group 
is chosen, owing to its reported affinity for metal oxides.(19) In the case of using Au for 
M1, a thiol head group is chosen, owing to its well-known affinity for noble metals and 
extensive study on Au surfaces in particular.(4) The two small molecules used in this 
study are octadecylphosphonic acid (ODPA) and octadecanethiol (ODT). SAM 
treatment is carried by immersion of samples in a 2-propanol (IPA) solution, followed 
by an IPA rinse and thermal anneal (see below for further details). 
Deposition of the second electrode material (M2) is then carried out via thermal 
evaporation. An adhesive is applied to the entire surface of M2 and removed, resulting 
in the removal of M2 from the SAM treated M1, but not from the clean substrate. 
Fracture of the M2 electrode occurring at the M1-on-substrate/M2-on-substrate interface 
results in gap formation. The SAM is removed by UV/ozone treatment where necessary. 
The size of the gap is found to range from several microns, down to below 10 nm.  
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Figure 4.1: General process flow for a-Lith. This process was carried out for Ti, Al and Au as M1, and for Al, Au and Ag as M2. Substrates used included glass, 
PEN, PET and PI. Fabrication of an array of circular electrodes is demonstrated here, but various other shapes and architectures were employed also. (a) 
Conventional photopatterning of vacuum deposited thin film electrode M1. (b) Immersion of sample in small molecule solution for SAM formation. Depending 
on the metal chosen for M1, the molecule employed was either ODPA (left, used with Al and Ti) or ODT (right, used with Au). In principle many other small 
molecules could be used. (c) Formation of SAM on M1 only and not on substrate (d) Deposition of M2. (e) Application and (f) removal of adhesive. (g) 
resultant array on nanogap electrodes formed between M1 and M2. 
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Initial test were carried out using perpendicular thermally evaporated Al bars as 
M1 and M2, each patterned via shadow mask lithography. This route was chosen due to 
the simplicity of the processing and the good adhesion of Al to the glass substrate. Figure 
4.2 (a) shows an optical micrograph of the overlapping Al bars. The shadow masks used 
for electrode patterning were designed for the fabrication of gate electrodes for thin film 
transistors, and are 200 µm wide and 1.8 cm long.  
Electrical tape was chosen as the adhesive for the process. Figure 4.2 (b) shows 
optical micrographs of the same electrodes after the peeling of this tape. As can be seen, 
M2 (horizontal Al electrode) has been successfully removed from the SAM treated M1, 
but remains adhered to the substrate. The gap size is large, however, and dependent on 
the peel direction. The trailing edge (Figure 4.2 (d)) appears more uniform, whereas the 
leading edge (Figure 4.2 (c)) appears less uniform, and even shows some overlap of M2 
on M1. 
Figure 4.2: (a) Optical micrograph of overlapping Al crossbar electrodes on glass separated by ODPA 
SAM prior to peeling. (b) Optical micrograph of peeled Al crossbar electrodes on glass. (c) Zoomed in 
micrograph of left hand interface (leading edge), showing unremoved Al remnants overlapping any gap. 
(d) Zoomed in micrograph of right hand interface (trailing edge) showing a disuniform gap  ̴ 5 µm. 
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Where Au was used as M2, an adhesion interlayer was found to be necessary. 
For these early experiments B-staged bisbenzocyclobutene (BCB) (Cyclotene 4000, 
DOW Chemical Company) was coated over the entire substrate before M1 deposition 
by spin coating at 2,000 rpm for 45 seconds and subsequent ramped thermal annealing 
from 100°C to 400°C over the course of 3 hours. The thermal anneal step was 
implemented as a soft bake to remove residual solvent and as a hard bake to cross link 
the polymer. The slow ramp was necessary to maintain film uniformity and avoid 
outgassing of the thin film. 
4.2.1 Process optimisation 
Several factors were investigated and found to affect the quality and reproducibility of 
gap size and formation in the a-Lith process. Fundamentally these come down to the 
adhesive strengths M1:substrate, M2:substrate and M2:SAM, the cohesive strength of 
M2, the peeling force, the quality of both electrodes and the quality of the SAM.  
4.2.1.1 SAM deposition  
A continuous, defect-free SAM layer is integral to the a-Lith process. There are a variety 
of methods for the investigation of the quality of SAM layers. These include AFM and 
ellipsometry.(20) Contact angle measurements have proved an effective method to 
monitor a macroscopic change in surface energy after SAM treatment.(21) The most 
useful method found in this work however, was to attempt peeling of M2 after 
evaporation onto the SAM treated M1. 
As stated above, the two SAMs used in this work were ODPA (on Al and Ti 
electrodes) and ODT (on Au electrodes).  Both processes were carried out initially at 
relatively high concentrations for long times (3 mMol, 20 hours). While the process with 
ODT was successful, and nanogaps were realized with Au as M1 and Al as M2, the 
process was found to be far more reliable while using ODPA. One reason for this could 
be the reported rapid degradation of thiol SAMs in ambient conditions (22) and their 
relative instability as opposed to phosphonic acid SAMs.(23) Reports have also noted 
the particular importance of using a clean gold surface for reliable SAM formation.(24) 
However the introduction of a 60 minute UV ozone cleaning step, minimisation of time 
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between Au evaporation and SAM immersion and carrying out the SAM deposition in 
a nitrogen environment all failed to improve the reliability of this route. Thus, while I 
have demonstrated the feasibility of using Au as M1, I focused on the ODPA route as 
the more reliable of the two in process optimisation. 
As ODPA attaches to the oxide layer of Ti and Al, initially an oxidation of these 
electrodes as M1 was adopted by subjecting them to 90 minutes of UV/ozone. However, 
this step was undesirable, due to the additional time taken, as well as the ultimate 
presence of an oxide layer which could adversely affect electronic devices based on the 
nanogap structures. On investigation, this step was ultimately observed to be unnecessary, 
the native oxide layers of both materials being sufficient to attain complete SAM layers. 
In the case of each SAM used, concentrations of 1 mMol were used for times of 
20 hours, after which a rinse step in IPA was employed to remove additional physisorbed 
SAM. Samples were dried in nitrogen and subsequently annealed prior to evaporation 
of M2 to ensure the removal of residual solvent. In the case of ODPA it was found that 
after annealing at temperatures above 120°C, M2 was fully removed from both M1 and 
the substrate. ODPA has a known affinity for SiO2.(25) It could be that residual ODPA 
molecules are adhering to the glass substrate at elevated temperatures. At lower 
temperatures, M2 adhesion to the substrate was not an issue. An anneal step at 80 °C 
(still above the boiling point of IPA) was thus adopted. This was carried out in air for up 
ten minutes and resulted in optimal adhesion of M2 to the substrate. 
4.2.1.2 Adhesive 
In practice, owing to its stiff texture, the insulation tape cannot make truly conformal 
contact with the underlying surface, and consequently it is not always possible to 
completely remove the unwanted parts of M2 in a single peeling step. Nevertheless, the 
peeling force due to this tape is quite high, as evidenced by peeling force measurements 
which were carried out in tandem with this work.(1) The adverse effects of this are seen 
on the leading edge electrode Figure 4.2 (a), where premature fracture has led to an 
uneven gap and some overlap of M1 on M2.  
In order to improve the process, the choice was made to adopt a glue (First 
Contact, Photonic Cleaning, see Figure 4.3), which, when it dries, forms a more 
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conformal contact with the substrate, and has been seen to exhibit a lower adhesive force 
when peeled at similar rates. The results of this adoption are shown in Figure 4.4 (a) for 
Al/Al contacts, and in Figure 4.4 (b) for Al/Au contacts. Clearly seen is a more uniform 
gap at the leading edges as compared to Figure 4.2 (b). 
Figure 4.3: Peeling of gold using FirstContact glue on an Al square electrode array. 
Figure 4.4: (a) Optical micrograph more uniform̴ 5 µm Al Al gap. (b) Optical micrograph of Al Au 
interface with a similar uniform̴ 5 µm gap. 
4.2.1.3 Electrode edge 
While the new adhesion technique offers more uniform edges, the gap between the 
electrodes remains substantially large (on the order of 5 µm). To investigate the reasons 
behind this, the edge of electrode M1 was investigated through optical microscopy. 
Figure 4.5 (a) shows the edge of an Al electrode evaporated on glass using shadow mask 
lithography. Cleary the edge is neither sharp nor well defined. I carried out AFM to 
further understand this phenomenon. Figure 4.5 (c) shows a three dimensional rendering 
of the measured topography. This data reaffirms the conclusion that the electrode edge 
is not sharp, and protrudes up to 5 µm beyond the expected electrode edge. This 
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shadowing effect is well known to occur with shadow masks. Even a thin layer of material 
is enough to allow the presence of a SAM layer, and thus cause the apparently large gap 
size.  
While it might be possible to reduce this shadow effect using higher quality masks 
and promoting more intimate contact through small weights or magnets, the simplest 
path towards achieving sharp edge electrodes is the photopatterning of M1. Shown in 
Figure 4.5 (b) is the optical micrograph of an Al electrode on glass patterned via 
photolithography and wet etching (see methods). The edge appears much sharper and 
more uniform. This is verified by AFM scans, a three dimensional topography 
representation of which is shown in Figure 4.5 (d). 
Figure 4.5: Optical micrographs of shadow masking (a) and photolithography (b) patterned Al electrodes 
on glass. Corresponding AFM 3d topography representations are shown below in (c) and (d). 
 
4.2.1.4 M2 Adhesion layer 
The resultant Al/Au interface was investigated through optical microscopy as shown in 
Figure 4.5 (a). The gap resolution has now improved to beyond the resolution of the 
highest magnification of the optical microscope (x50 zoom). Investigating the gap through 
SEM images reveal gaps on the order of 10 – 30 nm (Figure 4.5 (b, c)). This is a great 
improvement in nanogap resolution. However, the existence of a discrepancy between 
leading and trailing edge electrode width implies room for further optimisation. It was 
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hypothesized that an improved adhesion between M2 and the substrate would lead to 
less delamination of M2 at the trailing edge and thus improved gap resolution.  
Figure 4.6:(a) Optical micrograph of Al/Au interface showing no visible gap (b) leading edge and (c) 
trailing edge interfaces visualized through scanning electron micrographs of the Al/Au interface on glass 
with a BCB adhesion promoting interlayer. These micrographs give a clear indication of a peel direction 
dependent gap size. 
The strength of adhesion between Al and glass is demonstrably large, evidenced 
by the integrity of Al electrodes on glass after several peeling steps. The nature of the 
bond comes down to the high reactivity of Al and its tendency to oxidise. Reports have 
even shown that this bond increases with time owing to the increased levels of oxidation 
of the Al at the glass/Al interface.(26) Thus I implemented a 5 nm Al adhesion layer 
when depositing Au as M2. The 35 nm Au deposition took place subsequently without 
breaking the vacuum.  
The secondary advantage of the Al adhesion layer is cutting out the lengthy BCB 
processing step. This often yielded rougher than ideal surfaces, and despite efforts at fully 
cross linking underwent some vertical etching during oxidative processes within the 
photolithography steps. The results were visibly improved M1 and M2 layers (Figure 4.7 
(a)). Furthermore, not only was the uniformity of leading and trailing edge gaps improved, 
but the gap size was reduced to below 10 nm (Figure 4.7 (b, c)). 
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Figure 4.7: (a) Optical micrograph of Al/Au interface, in this instance with a 5 nm Al adhesion layer 
beneath the gold as opposed to BCB. The film qualities of both electrodes are visibly improved. (b) 
Leading edge and (c) trailing edge interfaces visualized through scanning electron micrographs of the 
Al/Au interface. In contrast with , there is no difference in this case between the leading and trailing 
edges. 
 
Resolving feature sizes on the order of <10 nm is difficult with any measurement 
setup, thus defining an accurate average value for the electrode spacing is difficult. To 
further visualize the interface, high resolution cross section transmission electron 
microscopy (HR-TEM) was carried out. This work was carried out by collaborators in 
KAUST. Visible in Figure 4.8 is a HR-TEM micrograph of the Al/Au interface. A gap 
size of approximately 20 nm is seen, as well as the two electrodes of total thickness 40 
nm. In the case of the Au electrode the Al adhesion layer is present. Interestingly it 
appears this thin layer is discontinuous, with some areas showing Au directly touching 
the surface. It seems that nevertheless, the discontinuous Al layer is enough to ensure 
Au adhesion.  
While helpful in verifying the presence of the gap, SEM and particularly HR-
TEM have their drawbacks. Firstly, large aspect ratios of these nanogaps (>100,000) 
means that only a very small portion of the area of interest can be imaged; secondly, the 
high energy electrons may influence the gap size.(27) One method of ensuring the large 
scale fidelity of the gap is electrical characterisation. Electrically probing the electrodes 
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provides an indication as to whether there remains any overlap of M2 on M1. Figure 4.9 
shows the low-voltage electrical characteristics of representative Al/Au and Ti/Au 
nanogaps. As can be seen there is no current above the detection limits of the instrument 
( ̴ 5 pA). It is worth noting here that higher fields can result in an irreversible breakdown 
in the electrical isolation of the gap. This will be dealt with in further detail in Chapter 6. 
Figure 4.8: HR-TEM micrograph of an Al/Au nanogap on a glass substrate, showing a gap size of 20 nm. 
Visible also in this figure is the discontinuous 5 nm Al adhesion layer beneath the gold electrode. 
Dashed white and yellow lines are added for contrast. 
Figure 4.9: Current-Voltage characteristics for both an Al/Au and a Ti/Au nanogap interface showing no 
detectable current at ± 1 V. 
4.2.1.5 Electrode quality 
The very production of asymmetric electrodes with a sub 10 nm spacing is a surprisingly 
difficult feat. Guillorn et al. (28) reported a sophisticated procedure, utilizing high-
resolution e-beam lithography, two stages of reactive ion etching, thermal and electron 
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gun physical vapour deposition of the metals and lift-off pattern transfer to achieve 
asymmetric electrode pairs of Au and Pt, Ti, Pd or Al with interelectrode spacings of 
6 nm. Mandar et al. (29) have adapted electrodeposition techniques to demonstrate 
nanogaps between Au and Co or Cu separated by less than 10 nm. Several authors (as 
discussed in the introduction) have published routes towards symmetric Au nanogaps 
based on the formation of an overhang and the molecular ruler technique, and it is 
feasible these methods could be applied to asymmetric electrodes. 
Chen et al. (30) reported on a technique similar to a-Lith, utilizing an Al2O3 spacer 
layer via atomic layer deposition (ALD) as opposed to the SAM layer used in a-Lith, 
achieving gap sizes as low as 1 nm. This spacer however is deposited over the entire 
substrate, thus the sidewall of the equivalent M1 must be vertical and no adhesion layer 
can be used in the equivalent M2. As such, M2 may be unstable during further 
processing. To address this, Jeong et al. (31) introduced a sacrificial Al layer before 
spacer deposition to allow the incorporation of an adhesion layer in M2 deposition, and 
realized gap sizes between Au contacts on the order of 10 nm.  
While these techniques may suffer in reproducibility, they offer competitive or 
improved resolutions on gap size. I therefore investigated the limitations of minimum 
gap feature size in a-Lith by carrying out AFM before and after peeling. Notable first is 
the increased grain size of the Au (M2) grown on the Al/SAM layer as opposed to on the 
substrate (Figure 4.10 (a, c)). This is expected due to the poor affinity of M2 for the 
hydrophobic SAM.  
Of greater interest is the continuous grain boundary which is evident at the 
interface between M2-on-(SAM treated)-M1 and M2-on-substrate. Material failure 
commonly propagates from defects, and this long continuous grain boundary presents a 
likely source of the failure of the Au layer during peeling. This conjecture is verified by 
examining AFM phase and topography images of the interface after peeling (Figure 4.10 
(b, d)). The interlocking granular nature of the gap indicates grain boundary induced 
fracture of M2, and it can be concluded that the gap size is determined by the grain sizes 
of both M1 and M2. Thus while the ultimate resolution of gap size employing a-Lith may 
be limited by the SAM length ( ̴ 1.7 nm (19)), that resolution will not be achieved until 
the issue of the grain boundaries has been addressed. Indeed, in the technique developed 
  
Nanogap Patterning 
 
 120 
by Chen et al., atomic layer lithography, the nanogap size is determined by the Al2O3 
space layer rather than grain size. This has enabled gap sizes down to 1 nm.(30,32) 
Figure 4.10: AFM images showing (a) the topography and (c) the phase of the Al/Au interface prior to 
peeling. Visible in both images is a continuous grain boundary. The resultant topography (b) and phase 
(d) of a peeled Al/Au interface indicates a nanogap whose size and shape is determined by the grains of 
both metal electrodes. 
As thermal evaporation has been employed in this work, it is noted that others 
have found the grain size of thermally evaporated thin films to be controllable via the 
evaporation rate.(33) A thorough study of the effect of evaporation rate and hence gap 
size in the system used in our lab is ongoing, but is not presented in this thesis. It is 
further worth noting that thermal evaporation may not be the ideal method of thin film 
deposition for process optimisation. Electron beam evaporation presents one alternative 
to producing films with smaller grain size, as do more sophisticated methods such as 
atomic layer deposition. 
4.2.1.6 Polarity of Starting Electrode 
I have thus far presented that the current state of the art with a-Lith is a sub-10 nm gap 
between asymmetric electrodes, verified through electron microscopy, AFM and 
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electrical characterisation. I shall now address the question of reproducibility and 
scalability. 
To address the issue of reproducibility, a photomask with arrays of different 
shapes with varying dimensions was designed. To further determine the ideal processing 
route, the photomask was designed with identical designs in opposite polarities. This 
measure was included after it was observed in early experiments that M2 was more fully 
removed when there was a large amount of it to be removed. Figure 4.11 shows the 
peeled electrical tape from two concentric square samples of opposite polarity. It seems 
apparent that the process has been more successful in removing all of M2 when most of 
the material has been needed to be removed (Figure 4.11 left hand side as opposed to 
right hand side). 
The inclusion of opposite polarities on the same photomask eliminates any 
question of sample to sample variation as a cause for failure. Four samples were studied, 
each with different peeling directions. Statistically, yield was peel direction independent. 
Arrays of circular electrodes of opposite polarities with diameters ranging from 2 µm up 
to 500 µm were investigated via optical microscopy and electrical characterisation. An 
electrode set was marked as a fail when the gap was big enough to be visible in the optical 
microscope, when there remained an overlap of M2 on M1 or when other damage was 
visible, or when electrical conductivity between the two electrodes was observed. For the 
sake of practicality, SEM and AFM were not carried out on every electrode. 
Figure 4.11: Electrical tape used for a-Lith on concentric squares with two samples of opposite polarity. 
Opposite polarity of the starting electrodes was achieved by using etching and liftoff. The shape of the 
peeled Au (and 5 nm Al adhesion layer) is visible on both. 
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Figure 4.12 (a) shows the results of this study. Polarity 1 refers to M1 being the 
background material and M2 being the circular feature. Polarity 2 refers to M1 being 
patterned as the circular feature and M2 filling in the background. For clarity, 
representative micrographs of both polarities are shown in Figure 4.12 (b) and (c). As 
had been hypothesized, polarity 1, that being the case where the majority of the electrode 
is removed, gives consistently better electrode yield as is evident from Figure 4.12.  
The yields in the case of Polarity 1 are considerably high, in the range 85% – 
100%. Failure in the case of smaller electrodes was most often due to complete removal 
of M2, whereas failure at the larger electrodes was due to M2 remaining in parts. These 
are two distinct problems. Delamination of M2 is due to insufficient adhesion force 
between M2 and the substrate. This may be caused locally by surface defects, such as 
remnants of the SAM on the surface. Failure of the continuity of the SAM layer is most 
likely the cause of the failure of M2 to delaminate from M1. This could be due to surface 
defects, or defects on M1 incurred during processing.  
The case of Polarity 2 is a different matter, where much of M2 on M1 remains 
unremoved. To understand the cause for the low yield, particularly at low electrode 
dimensions, one must consider the mechanics of the peeling process. As briefly stated 
above, successful nanogap patterning comes down to a balance between different forces. 
The upward pulling force (Fup) must be less than the adhesive force between the substrate 
and M2 (FM2-sub) but greater than the adhesive force between M2 and SAM-treated-M1 
(FM2-SAM), i.e.: 
𝐹𝑀2−𝑠𝑢𝑏 > 𝐹𝑢𝑝 > 𝐹𝑀2−𝑆𝐴𝑀  ( 4-1 ) 
Further consideration is that Fup must exceed the force of cohesion of M2 if 
fracture is to occur. In the case where the cohesive force (FCO) exceeds the adhesive force 
between the glue and M2 (FM2-G), it is likely that no delamination will occur. This is the 
case for smaller feature sizes as there is a high density of cohesive force. For larger feature 
sizes the fracture points are more spread out, and thus local cohesive forces are less, and 
yield improves. This is not the case for Polarity 1, as M2 has already delaminated before 
the fracture point, thus the balance of FM2-G and FCO is inconsequential. The only thing 
worth noting is that if in this case FCO > FM2-sub, delamination is likely to occur. This is 
reiterating what has already been said in Equation 4-1 above.   
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Figure 4.12: (a) Statistical yield of circular nanogap electrodes fabricated via a-Lith for two opposite 
polarities, 1 and 2, segments of arrays of which are shown in (b) and (c) respectively. Standard mean 
error is represented through the error bars. 
One could go on to hypothesize that one would observe the same ill effects on 
the trailing edge interface for Polarity 1 that has been observed for the leading edge in 
Polarity 2. This may be valid for isolated features. However, in the case where the 
electrodes are embedded in a continuous matrix of M1, the cohesive forces of the 
continuous film of M2 being removed overcome the cohesive forces at the fracture 
interface, given that the spacing in the matrix is greater than the electrode feature size. 
To test this assertion, the data from polarity 1 was replotted, this time with the ratio of 
electrode size to electrode spacing as a function of yield. As expected, where the 
electrode spacing becomes comparable to and smaller than the electrode size, the yield 
drops. This explains the drop in yield in polarity one in Figure 4.12  above at around 
100 µm. The observed drop is not an electrode size dependent feature, rather a 
size/spacing phenomenon. 
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Though the same statistical analysis has not been carried out, the same results 
seem to hold for Ti/Au electrodes, an optical micrograph and SEM micrographs of 
which are shown in  
Figure 4.14. Furthermore, the yield does not appear to be dependent on the 
uniform circular electrode shape. Figure 4.15 illustrates that a-Lith can be carried out on 
arrays of more complex shapes, and even larger more intricate shapes with fine detail. 
 
Figure 4.13: Electrode yield as a function of separation/size ratio for Polarity 1. 
 
 
Figure 4.14: (a) Optical micrograph of Ti/Au nanogap interface on PEN. (b) SEM image of this interface 
(c) Zoomed image of the Ti/Au interface. The white box represents an area of 16 nm x 16 nm, 
illustrating that the gap is well below this dimension. 
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Figure 4.15: Optical micrographs of various shaped nanogap electrode architectures fabricated via a-Lith 
on glass substrates. (a) Imperial College London logo in gold, surrounded by titanium. (b) Arrays of gold 
pentagons and (c) gold stars separated from surrounding aluminium electrodes. (d) London skyline 
aluminium electrode embedded in gold. 
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4.2.2 Electrode Width Scaling 
To address the scalability of the nanogaps, a photomask with stripes the length of the 2 
cm substrates (Figure 4.16(a)) was designed and a-Lith carried out. Electrodes were found 
to be electrically isolated, and SEM indicated a sub-10 nm gap size as before.  
As an aside, a second photomask (Figure 4.16(b)) was designed so that after a-
Lith the long nanogap electrodes could be transformed into electrodes of variable width 
on the same substrate. This allowed me to fabricate nanogap electrodes with width 
ranging from 2 µm up to 5,000 µm on the same substrate. Optical micrographs of some 
of these electrodes are shown in Figure 4.17. This is useful as the contact pads allow 
electrical probing of the smaller width electrodes which would be unfeasible if using the 
circular electrode architecture as before.  
To further test the limits of the width scaling of the nanogap electrodes, another 
photomask was designed with interdigitated electrodes so as to fabricate nanogap 
electrodes with widths ranging from 1 cm up to 1 m. Figure 4.18 shows representative 
images of the resultant electrodes. A second photolithography step was carried out to 
isolate the Al electrodes from each other following a-Lith. 
Figure 4.16:Schematic of photomasks designed and used to (a) pattern long ( ̴ 2cm) M1 electrodes. After 
a-Lith had been carried out, a second patterning step could be conducted using the photomask 
schematic shown in (b) to pattern nanogap electrodes of various width. 
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Figure 4.17:Optical micrographs of nanogap electrodes of varying width on the same substrate using the 
double photolithography procedure. The numbers represent the width of the electrodes at the interface. 
 
Calculations on the yield of these electrodes was more difficult than before, due 
to the lower density of electrodes per substrate, as well as due to the ease of damaging 
the vastly larger interface when handling the substrates. However, electrically isolated 
electrodes at each width were found, and the presence of the gap was verified by optical 
microscopy and subsequent SEM. The yield of the larger width electrodes did suffer due 
to failure of the process. This occurred when parts of the Au (M2) were not fully 
removed. A design consideration for future architectures, based on the logic of the above 
section, is to increase the pitch in the interdigitated electrode, i.e. make the Al wider than 
the Au. This should assist in the full removal of Au. 
It is at this point worth considering the aspect ratio of these electrodes. For the 
largest width, of 1 m, and assuming a gap size on the order of 10 nm, we have an aspect 
ratio of 100,000,000. This is significantly larger than what has been attained with other 
techniques. Hatzor et al. (8) reported on the fabrication of a 1 µm nanowire separated by 
20 nm from parent electrodes, an aspect ratio of 50. Jeong et al. (31) used atomic layer 
lithography to attain an aspect ratio of 10
6
. More recently, Chen et al. (32) have achieved 
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an impressive aspect ratio of 10
7
 by fabricating a 20 cm wide, 2 nm gap. Nevertheless, a-
Lith has been able to demonstrate aspect ratios an order of magnitude higher. 
Finally, while Ji et al. (34) have proposed integrating atomic layer lithography with 
large area techniques such as optical interference patterning to circumvent the need for 
focused ion beam lithography and electron beam lithography currently required, a-Lith 
remains the primary proven example of a large scale nanogap fabrication technique. 
Figure 4.18:(a) Compiled microscope images of 50 cm width interdigitated Al/Au electrodes fabricated 
via a-Lith. (b) Photograph of a 2 cm glass substrate with interdigitated electrodes ranging in width from 1 
cm to 100 cm. (c) Micrograph of a portion of a 100 cm width electrode. Electrode finger width and pitch 
are 4 µm, and finger length is 2 mm.  
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4.3 Undercut Lithography 
The general scheme for the u-Lith is shown in Figure 4.19. To begin with, a metal (M1) 
is deposited over the entire substrate. Conventional photolithography is carried out, so 
that an arbitrary pattern of photoresist is left on M1. M1 is wet etched for varying amounts 
of time, to achieve the desired undercut. A second metal (M2) is evaporated directly on 
top, without removing the photoresist. The photoresist and overlying M2 are lifted off in 
acetone via a ten-minute soak followed by 5 minutes sonication to leave a planar gap 
between M1 and M2 on the order of the extent of the overhang of the photoresist.  
4.3.1 Symmetric gaps 
Figure 4.20 shows a 1µm
2
 AFM topography scan of an Al/Al nanogap interface. This case 
represents the minimum attained gap size ( ̴ 40 nm, identical to the electrode thickness) 
and was achieved by ceasing the etch step as soon as the exposed Al had been removed. 
This result is justified if one were to assume an initial isotropic etch direction, so that as 
the 40 nm electrode was etched downwards, so too was a 40 nm undercut realized. 
Methods of fabricating gaps between electrodes using the undercut created by a 
photoresist have been investigated before. Shim et al. fabricated Au/Au electrodes with 
a spacing of 400 nm for the purposes of investigating carbon nanotubes (35) and later 
fabricated Au/Au gaps of 200 nm separation for applications as biosensors (36) by 
overetching Au electrodes. I have observed similar large gap size when using Au as M1, 
owing to the faster etch rate of the commercial Au etchant. Diluting in water led to a 
slower but less uniform etch, with several unetched defects on the surface, and large 
disuniformity in gap size. Employing Ti as M1 was also problematic. As Ti is resilient to 
many etchants, a strong oxidizing solution had to be used, in this case a 2:1 mixture of 
H2O2:NH4OH. Overexposure of the glass substrates to this etchant resulted in damage, 
thus ultimately resulting in both a vertical and horizontal gap feature. Thus for the 
purposes of simplicity, Al was adopted as M1 for all further experiments. 
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Figure 4.19: General scheme for u-Lith. (a) Deposition of M1. (b) Spin coating of a photoresist. (c) 
Selective exposure and development of photoresist. (d) Overetching of M1. (e) Deposition of M2. (f) Lift 
off of photoresist to leave array of nanogap electrodes. 
Figure 4.20: AFM topography image of Al/Al nanogap electrodes formed using U-Lith. The gap size is 
40 nm. 
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4.3.2 Asymmetric gaps 
Despite the success of the Al/Al nanogap fabrication via u-Lith, it is the formation of 
asymmetric electrodes which is of the most interest in this work. Though variations of 
this technique have been demonstrated previously as discussed, nobody has 
demonstrated a gap between dissimilar metals using this technique. In principal it should 
be, and indeed it is, arbitrary. For the reasons discussed above, Al is employed as M1. 
After patterning and etching, Au with a 5 nm Al adhesion layer is deposited and lift-off 
performed. The result is a gap on the order of 40 nm. 
Of further interest would be the control of the gap size via increasing the etch 
time as others have demonstrated.(35–37) Figure 4.21 shows Al/Au with larger gap sizes 
of 100 nm and 200 nm. A study was carried out on the dependence of gap size on etch 
rate. I controllably over-etched samples by immersing them in equal quantities of Al 
etchant for the minimum time for the exposed Al to be removed (3 minutes) up to 12 
minutes. The etchant was maintained at a constant temperature of 30 °C by use of a 
thermometer and a hotplate. Samples were then rinsed in a stream of deionized water 
for 1 minute and dried in N2. Both AFM and SEM measurements were carried out to 
analyse the gap size. The results of this study are shown in Figure 4.233. Error bars 
represent the error in measurement sensitivity which is far greater than the standard 
deviation of the gap sizes for five areas investigated on each substrate for each 
measurement technique. However, the implications of taking a small sample size are 
evident in the final data point, where the values differ significantly, indicating a larger 
distribution in gap size for the interface with the longest etch time. Nevertheless, the trend 
is evident that with increasing etch time, increasing gap size is observed. 
 Figure 4.21: SEM images showing (a) 100 nm gap and (b) 250 nm gap between Al and Au electrodes. 
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 Figure 4.22: SEM image of Al/Au interface showing a defective step on the Al electrode. This is thought 
to be due to the anisotropic vertical to horizontal etch rate beneath the photoresist. 
 
Defects in this method were encountered. In some cases, the edge of M2 
appeared to delaminate. This often occurred when the thicknesses of M1 and M2 were 
equal, allowing M1 to form a continuous layer over the photoresist. By varying the 
thicknesses (M1=50 nm, M2=30nm), M1 became discontinuous at the photoresist 
interface, and this problem was avoided. A more recurrent problem was the formation 
of a step in M1 (see  Figure 4.22). Using the commercial Al etchant, it has been noted 
that heat generation under the photoresist leads to anisotropy in the etch rate, and a 
preference for lateral etching. This explains the features seen in  Figure 4.22, as well as 
the non-linearity of the graph in Figure 4.23. This problem occurred in parts at all etch 
times, but became more of a problem at the longer etch times. Beyond 12 minutes, these 
features were seen to be dominant at the interface, thus limiting the technique to a 
maximum gap size formation of  ̴ 300 nm. 
Figure 4.23: Dependence of gap size on etch time of M1 as measured via both AFM and SEM. 
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4.4 Summary and Outlook 
In conclusion, two large-area, low-cost nanogap fabrication routes have been discussed. 
A-lith, a process relying on the molecular self-assembly from solution for surface energy 
modification, and the selective removal of metal contacts using adhesion forces, has been 
discussed in depth. Routes towards process optimisation have been outlined, namely 
through maximising adhesion forces of metal electrodes to the substrate, minimising 
electrode/SAM adhesive interaction, conformally coating the electrode surface with 
adhesive and choosing the correct electrode polarity/design.  
Gap sizes of under 10nm, which are below the limit of conventional AFM and 
approaching the limit of SEM measurements, have been observed. This has been carried 
out on a range of substrates including glass, PEN, PET and PI for Al/Al, Al/Au, Al/Ag 
and Ti/Au electrodes. On glass substrates, yield has been seen to be regularly above 90%. 
Interdigitated electrodes were designed, and these represent the largest aspect ratio (10
8
) 
nanogaps fabricated to date. The only limitations are control in substrate handling and 
on the size of substrates used. Work is ongoing to scale these devices up, onto larger and 
flexible 10 cm x 10 cm substrates. 
U-lith, a simplified method for the formation of larger gaps between asymmetric 
electrodes, was outlined and discussed. The previously demonstrated technique relying 
on the undercut of a metal electrode formed via its over-etching was shown for the first 
time to be applicable to dissimilar electrodes. Gaps as small as 40 nm (below the best 
published results using this technique) between Al/Al and Al/Au were demonstrated. Al 
was found to be the optimal starting electrode thanks to its slower and less aggressive 
etching step. Methods to improve the process include making thicker the starting 
electrode. It is feasible that employing Ti as M1 could be successful if an etchant resistant 
interlayer below the Ti (BCB, for example) were employed, or perhaps if the process 
were carried out on a polymeric substrate as opposed to glass. 
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Chapter 5 
5 Solution Processed Planar 
ZnO Schottky Diodes 
 
 
 
  
Much work has been carried out in the understanding and 
fabrication of adequate Schottky contacts on the wide 
bandgap semiconductor ZnO. In this chapter, I present a 
route toward high quality ZnO Schottky diodes based on the 
combination of large-area asymmetric Al/Au nanogap 
electrodes from a-Lith with a solution-processed ZnO route. 
Resultant diodes exhibit rectification ratios amongst the 
highest reported for all solution processed diodes (>10 
6
 at 
± 2.5 V). Values of the barrier height, extracted through I-
V, I-V-T and C-V characteristics, fall in the range 0.54 – 0.89 
eV. Methods towards the extraction of the Richardson 
constant are discussed and a value of 38.9 A cm
- 2
 K 
-2
 close 
to the predicted value of 32 A cm
-2
 K 
-2
 is extracted. The 
carrier concentration at different frequencies is investigated 
and the implications on the high frequency implementations 
of these devices discussed. 
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5.1 Introduction 
For over a decade, zinc oxide has been at the centre of a huge amount of research, owing 
to its optical transparency and its potential use in a range of semiconductor device 
applications. Various experimental and theoretical publications have confirmed the merit 
of this material for a range of applications including UV photodetection,(1–3)  lasing,(4) 
thin film transistors (5)
 
and piezoelectric strain sensors.(6)
 
 
Schottky diodes present both an interesting platform for material 
characterisation, as well as being useful devices in areas including radio frequency 
electronics and in high power rectification. As such, there has been extensive research 
carried out into the fabrication of high quality ZnO Schottky diodes. The metal-
semiconductor barrier height ΦB in the ideal case is dependent only on the metal work 
function ΦM and the electron affinity of the semiconductor χS, as stated in the Schottky-
Mott equation (Equation 2-17). 
However, devices have long been known to deviate from this ideal behaviour, 
owing to imperfect interactions at the interface, Fermi level pinning at the semiconductor 
surface due to dangling bonds and image force lowering. The case of ZnO is no 
exception. With an electron affinity in the range of 4.2 eV, Schottky barriers with noble 
metals such as Au (5.2 eV) would be expected to have barrier height of 1 eV or more. 
Extensive reviews of the literature however indicate that values fall more in the range of 
0.6 – 0.8 eV as measured from I-V characteristics.(7–9)  In this chapter, I investigate the 
fundamental device characteristics of ZnO devices processed from solution through I-V, 
I-V-T and C-V measurements. Employing the unique planar architecture enabled 
through a-Lith and all low-temperature processing allows the effect of shorting via metal 
diffusion to be negated as well as the adverse effect of direct contacting through pinholes 
in the ZnO active layer to be overcome. The quality of the solution processed ZnO is 
thus scrutinised by investigating the physics of these devices at the nanoscale for the first 
time. 
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5.2 ZnO Schottky Diodes 
The compatibility of ZnO with Al and Au contacts is justified through the energy level 
diagram shown in Figure 5.1. The close alignment of the Fermi level of Al and the 
conduction band of ZnO give rise to a good Ohmic contact. Al has long been reported 
to form Ohmic contacts on ZnO due to the matching of its Fermi level with the 
conduction band of the ZnO, as well as its tendency to react with oxygen at the ZnO 
interface causing the formation of defects that increase subsurface doping and hence 
decrease contact resistance.(7) On the other hand, the offset in the ZnO conduction band 
and the Au Fermi level gives rise to a Schottky contact.  
In practice, such a structure was achieved by depositing ZnO from solution 
directly into an Al/Au nanogap electrode set fabricated via a-Lith as discussed in the 
previous chapter. A precursor solution of zinc oxide hydrate in ammonium hydroxide 
(0.25 M concentration) was spin coated directly onto the nanogap electrodes in ambient 
conditions, followed by a thermal annealing of the samples at 200 °C. This carbon free 
route towards the formation of thin ZnO layers from solution is a relatively new 
approach.(10) 
Figure 5.1 Energy band diagram of proposed AL/ZnO/Au Schottky diode. 
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Traditionally, the decomposition of zinc acetate dihydrate is employed when 
depositing ZnO from solution.(1,11–13) However, this method requires higher 
temperatures. Furthermore, the amine-hydroxo zinc route employed in this work has 
been shown previously to exhibit extremely low dimensionality (14) and strong evidence 
of nanocrystallinity.(15) Figure 5.2 shows a cross sectional HR-TEM micrograph of the 
ZnO thin film on the nanogap electrodes. Visible is a gap size on the order of 10 nm and 
a layer of ZnO on the order of 10 nm. Under closer magnification, there is evidence for 
the crystallinity of the ZnO thin film through the presence of ordered atomic planes, with 
grain sizes on the order of 10 nm. 
Figure 5.2 Cross sectional HR-TEM image of fabricated ZnO planar Schottky diode. 
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5.3 Rectification ratio 
Figure 5.3 shows a semi-log plot of the resultant I-V characteristics from a ZnO diode 
prepared as discussed above with a width of 1 mm. Excellent rectification is observed, 
with a forward bias current of over 0.1 mA at +2.5 V despite the low dimensionality of 
the device. Of particular note is the extremely high on-off ratio (>10
6
 at ± 2.5 V). To the 
best of my knowledge, this is the highest rectification ratio for any solution processed 
metal oxide diode to date. Solution processed rectification ratios for ZnO tend to be in 
the range 10 – 103.(1,11–13,16–22) Chen et al. (23) observed a rectification ratio in excess 
of 10
4
 for diodes processed from zinc acetate dihydrate, but annealing temperatures of 
750°C were necessary to achieve this.  
Indeed, the value presented here is amongst the highest rectification ratios for 
any solution processed diode. Only the work of Ahmad et al. (24) compares, in which a 
solution processed small molecule Schottky diode based on methyl-red was fabricated 
with a rectification ratio approaching 10
6
 at 1.1 V.  
Furthermore, this value of rectification ratio exceeds those of other ZnO Schottky 
diodes based on epitaxially deposited ZnO. Schottky diodes based on sputtered ZnO 
tend to exhibit rectification ratios in the range 10
3
 – 104,(25–27) while the highest 
rectification ratios on sputtered ZnO Schottky diodes (10
5
) are those which have been 
annealed at high temperatures.(28)  
Only diodes fabricated on bulk crystal ZnO, or on ZnO from pulsed laser 
deposition (PLD) demonstrate superior rectification behaviour. Nakano et al. (29) 
fabricated poly(3,4-ethylenedioxythiophene):poly(styrenesulfonate) (PEDOT:PSS) 
Schottky contacts on bulk 001 single crystal ZnO with rectification ratios of 10
9
 at ± 2V. 
Allen et al. (30)  similarly observed a rectification ratio of 10
9
 by depositing silver oxide 
Schottky contacts on the Zn polar surface of ZnO wafers. Müller et al. (31) achieved a 
rectification ratio of 7 x 10
10
 on PLD deposited ZnO using reactively sputtered PdOx 
contacts.   
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Figure 5.3 Semi-log I-V characteristics of a representative ZnO Schottky diode 
The reasons for the high rectification ratio demonstrated here are twofold. Firstly, 
there is the quality of the ZnO film. I have presented, to the best of my knowledge, the 
first ZnO Schottky diode processed from Zn(OH)x(NH3)y
(2-x)+ 
solutions. This carbon free 
amine-hydroxo zinc solution route has advantages in mobility, charge carrier 
concentration and crystallinity.(5,10,15) 
Secondly, there is the planar architecture of the electrodes. By adopting this 
geometry, it is ensured that there are no conductive pathways from Schottky to Ohmic 
contact in the device, as might be present in a sandwich structure device due to pinholes 
in the thin film. Meanwhile, maintaining the smallest possible channel length guarantees 
the minimisation of device series resistance.  
Many of the high quality diodes already discussed utilize this planar geometry, 
though none on the nanoscale.(24,29,30)  Furthermore, pristine quality of the ZnO films 
has been maintained by employing bottom contact devices, i.e. preforming no 
metallisation after ZnO deposition.  
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5.3.1 Reproducibility 
These results are highly reproducible. Figure 5.4 shows the I-V characteristics of 57 ZnO 
diodes measured on the same substrate. As is clear, there is very little variation in the 
characteristics. In this study, 60 samples were measured, 3 devices of which were shorted, 
possibly due to damage to the nanogap while handling. Of the 57 diodes, 48 had reverse 
bias currents below the noise level of the measuring instrument ( ̴ 0.2 nA) at – 2 V. The 
9 whose reverse bias currents were higher were only slightly so, with the lowest value of 
rectification ratio being 10
4
. 
Figure 5.4 I-V characteristics of 57 ZnO Schottky contacts on the same substrate from zinc amine 
hydroxo solution. 
At this point, it is worth mentioning that ZnO Schottky diodes processed from 
zinc acetate dihydrate were also investigated. Solutions of zinc acetate dihydrate in 
methanol (21.95 mg mL
-1
) were made up and spray coated onto the nanogap substrates 
on a hotplate at 400 °C. Figure 5.5 shows the resultant I-V characteristics of 20 diodes 
measured on the same substrate. Similarly, to the diodes processed from 
Zn(OH)x(NH3)y
(2-x)+ 
solutions, the reproducibility is high.  
These diodes also exhibit low turn-on voltage and rectification ratios on the order 
of 10
4
. The forward bias current is roughly an order of magnitude lower than the diodes 
processed from Zn(OH)x(NH3)y
(2-x)+ 
solutions however. This is thought to be due to the 
aforementioned higher quality of thin films based on the latter. As a result, and due to 
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the lower temperature processing, further analysis presented in this chapter is carried out 
on the higher quality ZnO diodes based on Zn(OH)x(NH3)y
(2-x)+ 
solutions only. 
In each case, the high yield of diodes can be attributed to the high yield of 
nanogap electrodes discussed in the previous chapter, as well as the formation of a 
uniform layer of ZnO on the surface. 
Figure 5.5 I-V characteristics of 20 ZnO Schottky diodes formed on the same substrate from zinc acetate 
dihydrate solution. 
5.3.2 Diode Width Scaling 
In many cases, it seems the reverse bias current is below the detection limit of the 
measurement system. In this case it is impossible to determine the true rectification ratio 
of the diodes. One solution to this dilemma is the scaling of the diode width to the extent 
that the diode off current becomes detectable. This is carried out by scaling the width of 
the nanogap electrodes up as high as 1 m, through the use of long straight as well as 
interdigitated electrodes as discussed in section 4.2.2. 
The resultant I-V characteristics of scaled diodes from 250 µm up to 1 m are 
shown in Figure 5.6. As expected, there is an increase in both forward and reverse bias 
currents. The characteristics of the largest width (1 m) diode are highlighted in Figure 
5.7. Remarkably a forward bias current of 0.01 A are seen at + 2.5 V despite the low 
dimensionality of the device. Nevertheless, these current levels stray from their expected 
values. One would expect a linear relationship between current and diode width, as 
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shown by the red fit line in Figure 5.8 (a), extrapolated from the 1 mm width devices. As 
is clear the experimental data does not follow this trend. The reason for this departure 
from ideality is thought to be a design flaw of the electrode structure. While the devices 
of lower width, corresponding to long straight electrodes, show a rough linear correlation 
(with exception to the anomalous lowest width device), the longer width diodes, 
corresponding to the interdigitated electrodes, show significant deviation. The cause is 
thought to be a voltage drop over the high sheet resistance electrodes due to the long 
narrow fingers (down to 2 µm wide, 2 mm long).  Thus in future design considerations, 
it is suggested that shorter and thicker interdigitated electrodes are implemented.  
Figure 5.6: I-V characteristics of ZnO diodes with widths varying from 250 µm – 1 m. 
Figure 5.8 (b) shows that, similarly, while the rectification ratio increases initially 
with scaling, there is a disproportionately large drop for the larger interdigitated 
electrodes. The increased sheet resistance may again be a factor but does not explain the 
magnitude of the drop. The secondary cause is increased reverse bias current which may 
be due to a small residual overlap of electrodes in places. This artefact may in future be 
mitigated by employing the design modifications to the interdigitated electrodes 
suggested above, as well as those outlined in section 4.2.1.6. 
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Figure 5.7: I-V characteristics of largest width (1 m) ZnO diode. 
 
Figure 5.8: (a) Forward current vs. width at +2.5 V for scaled ZnO diodes. The solid line shows the 
predicted current at this voltage based on the 1 mm diode. (b) Rectification ratio vs. width at ±2.5 V for 
scaled diodes.  
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5.4 Charge Transport 
Figure 5.9 shows a log-log plot of the forward I-V characteristics. As can be seen, there 
are three distinct regions. To each region is assigned a different mechanism of current 
flow. In region I, the slope of the plot is less than 1, indicating tunnelling as the dominant 
charge transport mechanism. In region II, the current-voltage relationship is exponential, 
indicating the prevalence of thermionic emission expected in a Schottky diode. In region 
III, the slope of the plot is roughly 4.4. The I ∝ Vn (n > 2) relationship indicates trap 
assisted space charge limited current as the predominant charge transport 
mechanism.(32) 
Considering the distribution of traps in the ZnO thin film, a common approach, 
first proposed by Rose,(32) is to consider traps with an exponentially decaying 
distribution of energies from the conduction band minimum into the bandgap. The trap 
density per unit energy at an energy E below the conduction band is: 
𝑁(𝐸) = 𝑁0 𝑒𝑥𝑝 (
𝐸−𝐸𝐶
𝑘𝑇𝑡
) ( 5-1 ) 
where N0 is the trap density per unit energy at the conduction band edge and Tt is the 
characteristic temperature. The density of traps comprising the exponential energy 
distribution is found by integrating the above from the conduction band to infinity, (33) 
and is given by: 
𝑁𝑡 = 𝑁0𝑘𝑇𝑡 ( 5-2 ) 
The current in this regime, as first derived by Lampert, (34) is given by: 
𝐼 = 𝑒𝜇𝑆𝑁𝐶 (
𝜀
𝑒𝑁0𝑘𝑇𝑡
)
𝑇𝑡 𝑇⁄ 𝑉(𝑇𝑡 𝑇⁄ )+1
𝑑2(𝑇𝑡 𝑇⁄ )+1
 ( 5-3 ) 
where S is the device cross sectional area, NC is the density of states at the conduction 
band edge and d is the electrode spacing. Assuming an electron effective mass of 0.275 
me (18,35,36)
 
 (as 𝑁𝐶 = 2 (
2𝜋𝑚∗𝑘𝑇
ℎ2
)
3/2
), a relative permittivity of 8 for ZnO and the value 
of d is on the order of 10 nm, a characteristic temperature of Tt = 1,008 K is obtained. 
The extracted trap density using this model, however, (on the order of 10
5
 cm
-3
) is too 
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low to be considered an accurate reading of the situation, implying that this model does 
not represent a full picture of what is going on.(37–39) 
I-V characteristics in region II are expected to follow the well-known thermionic 
emission discussed in section 2.3.3. Applying this basic model to the devices yields at 
best barrier heights of 0.79 eV and an ideality factors as low as of 1.9. For the 57 diodes 
measured as mentioned above, the average values found were 𝛷𝐵,𝐴𝑉 = 0.72 eV ± 0.01 
eV and nAv = 2.39 ± 0.03. The errors quoted here are standard mean error. These 
extracted values compare favourably with the best previously reported solution processed 
values.(12,18)  
Figure 5.9: Log-log plot of I-V characteristics of ZnO Schottky diode. 
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5.4.1 Series Resistance 
Diode series resistance (RS) is an important value to quantify for device optimisation. 
Series resistance is due to the combined resistance of the neutral semiconductor, the 
spreading resistance of the metal-semiconductor barrier, and the resistance of the ohmic 
contact. One method to calculate this value is to extrapolate the current using an ideal 
exponential model from the low voltage values. Deviations in the true voltage from the 
ideal for the same values of current are treated as due to series resistance, i.e. Δ𝑉 = 𝐼𝑅𝑆. 
Figure 5.10 shows a plot of Δ𝑉 𝑣𝑠 𝐼. The extracted value of RS is 95 kΩ. 
Device series resistance may also be extracted following the method of Cheung 
et al. (40)
 
 discussed in section 2.3.3.1. Figure 5.11 shows Cheung plots for the thermionic 
emission region which give a barrier height value of 𝛷𝐵=0.54 eV (lower than previously 
extracted), and first and second approximations of the series resistance of 28 kΩ and 32 
kΩ.  
To distinguish whether the bulk series resistance is due to the contacts or the 
semiconductor, I fabricated devices with increasing channel length employing the u-Lith 
technique outlined in section 4.3. Figure 5.12 (a) shows the resultant I-V characteristics 
of a sample of the diodes fabricated with channel lengths up to 300 nm. As one would 
expect, higher voltages are required to drive the diodes with larger channel lengths.  
Figure 5.10: 𝛥𝑉 𝑣𝑠 𝐼 plot for the extraction of ZnO diode for extraction of series resistance. 
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Figure 5.11: Cheung plots. (a) dV/d(lnI) vs. I for the extraction of Rs. (b) H(I) vs. I for a second 
approximation of Rs and the extraction of barrier height. 
The series resistance of the diodes was extracted via the Cheung method and 
plotted against the channel length. The resultant linear relationship in Figure 5.12 (b) is 
indicative of the resistance of the bulk ZnO scaling with length. The y-intercept gives an 
approximation of the contact resistance. A value of 41 kΩ ± 22 kΩ is extracted. The large 
value of error is caused by uncertainties in measuring the precise length of the channel 
length, as well as error in extracted RS values. Nevertheless, the result implies that the 
majority of the series resistance of the ZnO diode fabricated via a-Lith is due to contact 
resistance. This is not surprising when considering the nanoscale dimensions of the active 
area, as well as the high quality of the ZnO as discussed above. 
Figure 5.12 (a) I-V characteristics of ZnO diodes with varying channel length fabricated via u-Lith. (b) 
Extracted series resistance versus channel length for the extraction of contact resistance.  
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5.5 Temperature Dependent I-V 
Measuring the temperature dependence of the I-V characteristics is another route toward 
accurate measurement of ΦB, and provides an estimation for the Richardson constant. 
Figure 5.13 shows the I-V characteristics of the ZnO Schottky diode measured at 
temperatures from 80 K to 320 K. A standard Richardson plot is done by plotting 
ln (
𝐼0
𝑆𝑇2
) against 
1
𝑘𝑇
. Evidently from Figure 5.14 (a) this does not yield the expected linear 
relationship. Considering the high temperature range only (280 K – 340 K) yields a 
Richardson constant of 0.37 A cm
-2
 K
-2
 and a barrier height of 1 eV. 
Hackman and Harrop (41) first noted the necessity of considering the 
temperature dependence of the ideality factor and introduced the modified Richardson 
constant where a plot of ln (
𝐼0
𝑆𝑇2
) against 
1
𝑛𝑘𝑇
 is carried out. Employing this model, there 
are two distinctive linear regimes observed, as shown in Figure 5.14 (b). Considering the 
slope at higher temperature yields a Richardson constant of 76 A cm
-2
 K
-2
, while at the 
lower temperature the value is 6 x 10
-5-
 A cm
-2
 K
-2
. While the temperature dependence of 
the ideality factor is taken into account here, the temperature dependence of the barrier 
height is not. 
Figure 5.13: I-V characteristics of ZnO Schottky diode in the temperature range 80 K – 320 K. 
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Figure 5.14: (a) Richardson plot and (b) Modified Richardson plot for ZnO diode. 
Many authors have tried to explain the variation of experimental data from the 
ideal by modelling not one barrier height, but several inhomogeneous barrier heights 
with a Gaussian distribution. In this approach, first employed by Song et al. (42), a 
number of Schottky barriers in parallel with different barrier heights are considered to 
contribute to the current flow. The observed barrier height is given by: 
𝛷𝐵 = 𝛷𝐵0 −
𝑞𝜎2
𝑘𝑇
 ( 5-4 ) 
where  Φ𝐵0 is the zero bias barrier height and σ is the standard deviation. The current 
equation for the diode can then be rearranged as: 
𝑙𝑛 (
𝐼0
𝑆𝑇2
) −
𝑞2𝜎2
2𝑘2𝑇2
= −
𝛷𝐵
𝑘𝑇
+ 𝑙𝑛 (𝐴) ( 5-5 ) 
Over large temperature ranges, authors have noted that different linear regimes 
are observable, indicating the possibility of a double Guassian distribution of barrier 
heights.(43,44) This is the case when Φ𝐵 is plotted against 
𝑞
𝑘𝑇
 as shown in Figure 5.15 (a), 
implying the presence of two distributions with values of σ2 = 0.02 in the high temperature 
regime and σ2 = 5.6 x 10-3 in the low temperature regime. Figure 5.15 (b) shows resultant 
Gaussian distribution Richardson plots for the two temperature regimes and yield values 
of ΦB = 1.2 eV, A = 4.7 x 10
-5
 A cm
-2
 K
-2
 in the high temperature range and ΦB = 0.59 
eV, A = 0.027 A cm
-2
 K
-2
 in the low temperature range. 
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Figure 5.15: Gaussian distribution of barrier heights model. (a) Barrier height vs. q/2kT for the extraction 
of standard deviation, σ. Two linear regimes in different temperature regimes are seen. (b) Corrected 
Richardson plot for Gaussian distribution of barrier heights. 
Despite the wide use of this model it should be noted that this does not take into 
account the temperature dependence of the ideality factor and the barrier height. 
Bhuiyan et al. (45) developed a model taking into account this dependence, where the 
ideality factor and barrier height are given empirically by: 
𝑛(𝑇) = 𝑎 +
𝑏
𝑇
 ( 5-6 ) 
Φ𝐵 = Φ𝐵𝑇=0 − 𝛼𝑇 ( 5-7 ) 
where Φ𝐵𝑇=0 is the apparent barrier height at T = 0,  α, a and b are constants and T is 
temperature. The value of barrier height measured by I-V characterisation is then not 
the true barrier height, but the apparent one. A value of the true flat band barrier height 
(Φ𝐵𝑓𝑏) is given by 
Φ𝐵𝑓𝑏 = nΦ𝐵 − (𝑛 − 1)
𝑘𝑇
𝑞
𝑙𝑛
𝑁𝑐
𝑁𝑑
 ( 5-8 ) 
where Nc is the density of states in the conduction band and Nd is the carrier 
concentration. This value can be closely approximated by simply multiplying the barrier 
height by the ideality factor. Now the modified saturation current becomes: 
n(T)ln (
𝐼0
𝑆𝑇2
) = −
1
𝑘𝑇
(Φ𝐵0 − 𝑘𝑏 ln(𝐴)) + 𝑎 ln(𝐴) +
𝛼
𝑘
 ( 5-9 ) 
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Figure 5.16: (a) Temperature dependence of barrier height and ideality factor. (b) Richardson plot using 
the corrected for temperature dependence of barrier height and ideality factor. 
Values of α, a and b are extracted from the plots of n(T) and ΦB(T) vs. T shown 
in Figure 5.16 (a). Figure 5.16 (b) shows a plot of n(T)ln (
𝐼0
𝑆𝑇2
) vs. 
1
𝑘𝑇
. The line of best fit 
for the data yields an extracted value of the Richardson constant of 38.9 A cm
-2
 K
-2
 with a 
T=0 barrier height of Φ𝐵𝑇=0= 0.88 eV and a room temperature barrier height of Φ𝐵= 
0.84 eV. This value of the barrier height agrees well with the value extracted from I-V 
characteristics and falls in the range of others measured via I-V-T characteristics with 
various Schottky contacts (see Table 5-I: Comparison of barrier height and Richardson 
constant reported for ZnO Schottky diodes via I-V-T measurements as compared to this work.). 
This value of the Richardson constant is remarkably similar to the ideal value of 
Richardson constant of 32 A cm
-2
 K
-2  
(assuming an effective electron mass in ZnO of 
0.275 me (18,35,36)
 
), and is similar in accuracy to the best reported measurements (see 
Table 5-I ). Finally, this interpretation of the data shows a good linear fit throughout the 
entire temperature range as opposed to the alternative interpretations where different 
regimes must be considered.  
It is worth noting that the effective Richardson constant, A*, the more accurate 
value expected to be extracted which takes into account electron phonon scattering and 
quantum reflection of electrons above the Schottky barrier (see section 2.3.3), is not 32 
A cm
-2
 K
-2
. Interestingly, a theoretical calculation of the effective Richardson constant of 
ZnO has not been carried out, with most authors inaccurately referring to the ideal 
Richardson constant as the effective Richardson constant. Nevertheless, one would 
expect this value to be slightly less than the ideal value. 
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Table 5-I: Comparison of barrier height and Richardson constant reported for ZnO Schottky 
diodes via I-V-T measurements as compared to this work. 
ZnO Processing route Schottky 
contact 
ΦB 
(eV) 
Temperature 
Range (K) 
Richardson 
Constant(A cm
-2
 
K
-2
) 
Melt grown wafer (46)  IrOx 0.91 293 – 440 27 
Nanowires (wet 
chemical route)  (47)  
Pd 1.25 303 – 383 17.2 
Bulk single crystal (48)  Pd 0.61 80 – 180 167 
Thermal Evaporation 
(49)  
Pd 1.41 
 
300 – 423 19.54 
Solution Zn(O2CCH3)2
. 
(H2O)2 (50)  
Pd 1.39 
 
294 – 493 31.67 
Hydrothermal (30)  AgOx 1.19 293 – 423 10 
Bulk Single Crystal 
(51)  
Ag 0.82 240 – 440 0.248 
 
Bulk Single Crystal 
(43)  
Pd 0.97 140 –200 
210 – 300 
39.43 
39.03 
Hydrothermal (44)  Ag 0.97 
0.48 
200 – 300 
100 – 180 
88.1 
51.5 
This Work Au 0.89 80 – 320 38.9 
  
  
 
Solution Processed Planar ZnO Schottky Diodes 
 
 157 
5.6 Capacitance-Voltage Characterisation 
Capacitance-voltage measurements provide an alternative method in determining the 
barrier height of the Schottky barrier. This approach is considered the most practical as 
a value of the flat band barrier height is determined, and the effects of image force 
lowering are negligible. The effective doping density, Nd can also be determined in this 
way as discussed in section 2.3.3.2.  
In the case of this device architecture, it is useful to first consider the effect of the 
empty gap capacitance. The reasoning for this becomes clear when considering the 
intrinsic capacitance of the active area (40 nm thick electrodes x 1 mm circumference 
circles). One would expect a value of the capacitance on the order of 10
-14
 F. This value 
can be measured, and is shown as a function of frequency in Figure 5.17 (before and 
after removal of ODPA SAM). The value of 0.2 pF (after SAM removal) is roughly an 
order of magnitude higher than expected. The reason for this is that the extrinsic 
capacitance due to 3d coupling of the electrodes has not initially been taken into account. 
De Vries et al. (52) devised an approximation for the extrinsic capacitance per unit length 
of coplanar electrodes using conformal mapping as: 
𝐶
𝑙⁄ =
𝜀𝑟𝜀0
𝜋
𝑙𝑛 (
8𝑤
𝑑
) ( 5-10 ) 
where w is the width of the electrodes (not the gap, see Figure 5.18). This prediction gives 
a value of capacitance of 0.16 pF for the empty gap extrinsic capacitance assuming a value 
of 𝜀𝑟=10 for glass. In measuring C-V characteristics of the ZnO Schottky diodes, the C
-2
 
values have been corrected for this value, as shown in Figure 5.19. 
Figure 5.17: Measured capacitance vs. frequency of the empty gap with and without the SAM present. 
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Figure 5.18: Schematic of empty gap showing field lines to highlight the origin of intrinsic (blue lines) and 
extrinsic (green lines) capacitance. 
Figure 5.19: C
-2
 vs. V characteristics for ZnO Schottky diode raw data (black) and corrected for extrinsic 
metal electrode capacitance. 
Figure 5.20 shows the C
-2
-V characteristics for one device at range of frequencies 
from 5 kHz to 1 MHz. The resultant values of Vbi and Nd for 5 separate devices are shown 
as a function of frequency in Figure 5.21. As is visible, Nd increases as the frequency 
increases from 5 kHz to 1 MHz, implying that traps are being screened out at higher 
frequencies. The implications for employing these devices in high frequency applications 
such as DC rectifiers is thus positive, as device performance seems to improve with 
frequency. Vbi is also seen to increase with frequency, and this is also attributed to the 
effect of traps.(53) Barrier height can then be determined using Equation 2-33. 
For the greatest degree of accuracy, values of Vbi and Nd at 1 MHz, where the 
effect of traps is minimized, are taken. The values of Vbi at these frequencies are in the 
range 0.86 – 0.92, giving values of ΦB in the range 0.89 – 0.95 eV. These values agree 
well with those measured from I-V and I-V-T measurements. Table 5-II compares the 
ΦB values measured through the different methods and highlights the other key figures 
of merit extracted. 
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Figure 5.20: C
-2
 vs. V characteristics of ZnO Schottky diode at frequencies ranging from 5 kHz 
to 1 MHz. 
Figure 5.21: Extracted Vbi and Nd values as a function of frequency of 5 different ZnO Schottky diodes. 
 
Table 5-II: Various figures of merit extracted in this study (mean values shown). 
Schottky 
Contact 
ΦB (eV) n RS 
(kΩ) 
A* 
(A cm-2 
K-2) 
Nd 
(cm-3) I-V C-V I-V-T Cheung 
Au 0.71 0.89 0.84 0.54 2.3 28 
32 
38.9 1.4 x 1018 
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5.7 Summary and Outlook 
In conclusion, utilizing Al/Au nanogap electrodes, solution-processed ZnO devices with 
extremely high rectification ratios at low voltage have been fabricated. All fabrication 
processes were low temperature and large-area compatible. The high quality of the 
devices is attributed to the complete electrical isolation of the starting electrodes and the 
quality of the ZnO thin films processed from an interesting amine hydroxo zinc solution 
route. The barrier height of the ZnO Schottky diode was measured through a 
combination of I-V, I-V-T and C-V analyses and found to be in the range 0.54 eV – 0.89 
eV. The large device series resistance (28 kΩ) was investigated and found to be most 
likely due to contact resistance of the Al Ohmic electrode.  
Different models for analysing the temperature dependent I-V characteristics of 
the diodes were investigated. A model taking into account the temperature dependence 
of the barrier height and ideality factor gave the best fit over a large temperature range 
(80 K – 340 K) and gave the best agreement of extracted Richardson constant with theory. 
The extracted value of 38.9 A cm
-2
 K
-2
 agrees well with the theoretical value of 32 A cm
-2
 
K
-2
. The effect of traps on the Schottky diodes was investigated and was seen to become 
less significant at elevated frequency through the increase in the measured carrier 
concentration via C-V measurement. At 1 MHz the value of carrier concentration was 
found to be a relatively high value of 1.4 x 10
18
 cm
-3
. Thus these high quality, low-
temperature processed diodes show promise for large-area electronics, particularly for 
high frequency applications, which shall be discussed in the next chapter.   
Ongoing and future work will detail the applications of these ZnO devices. The 
lateral device architecture enables implementation of photodetectors, while the wide 
bandgap of ZnO will provide sensitivity in the UV range of the spectrum. The large width 
devices will be of particular interest. The well-known piezoelectric properties of ZnO 
imply that this device may serve well as a strain sensor or pressure sensor. Fabrication of 
these devices on flexible substrates will be instrumental, and the implementation of 
flexible ZnO Schottky diodes will be discussed in the following chapter.  
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Chapter 6 
6 Radio Frequency Planar Nano 
Schottky Diodes 
 
The unique co-planar architecture afforded by a-Lith is 
investigated with solution processed semiconductors for high 
frequency rectification applications. Planar ZnO Schottky 
diodes introduced in the previous chapter, as well as similarly 
fabricated C60 diodes are incorporated into rectifier circuits. 
The low capacitance and dimensionality owing to the 
asymmetric nanogap electrode architecture, the high current 
rectification ratios (10 
3
-10 
6
) and low operating voltages (< 3 V) 
lead to predicted cut-off frequencies >400 MHz. Methods 
towards boosting the performance of C60 diodes through 
electrode surface modification and semiconductor doping are 
put forward. ZnO diodes outperform the best C60 diodes and 
are demonstrated on flexible substrates. Thus, solution 
processable techniques, in combination with the large-area 
compatible a-Lith technique, have demonstrated devices which 
could be useful in HF and potentially UHF RFID technology. 
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6.1 Introduction 
RFID tags are generally composed of a coupling element, or antenna, a direct current 
(DC) rectifier and integrated circuitry (IC). The rectifying element is by far the most 
important component in terms of high-frequency (HF) operation, as the logic may take 
place at much lower frequencies than the RF base carrier frequency. Different frequency 
bands exist for different applications, though the current target for printable RFID is the 
widely employed 13.56 MHz band.(1)  Conventionally, complementary metal-oxide-
semiconductor (CMOS) technology favours the use of diode-connected metal-oxide-
semiconductor field-effect transistors (MOSFETs) for rectification within this element. 
However, Schottky diodes, with their inherently lower voltage operation, lower series 
resistance and exponential current-voltage relationship offer a superior choice for 
rectifiers. 
There has been extensive work carried out in recent years to develop high-
frequency large-area compatible Schottky diodes, primarily employing organic, metal 
oxide or nanomaterial semiconductors (see section 2.4). The most common approach 
to boosting device frequency performance has been through the optimisation of the 
charge transport properties of the active layer. 
The operational frequency of Schottky diodes is inversely proportional to the 
product of the series resistance (RS) and junction capacitance (Cj). Thus researchers seek 
to boost the device cut-off frequency by reducing RS through the use of a high charge 
carrier mobility semiconductor. Unfortunately, the carrier mobility of the vast majority 
of solution processable organic semiconductors is relatively low as compared to their 
vacuum-processed counterparts.  
From a structural device point of view, an alternative approach is to minimize the 
thickness of the semiconductor layer and/or use more advanced device architectures. 
Figure 6.1 (a) shows the schematic cross-section of a sandwich-type Schottky diode. Here, 
reduction of the semiconductor thickness (d) provides one route towards minimizing RS. 
In practice, d can be reduced down to the depletion region width (Wd), even when the 
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diode is in forward bias. This so-called Mott operating regime has been used to fabricate 
monolithic silicon Schottky diodes operating in the THz range.(2)
 
However, there are 
inherent problems with implementing this concept using solution-processable 
semiconductors. Firstly, depositing semiconducting layers with thickness on the order of 
ten nanometres or less with reliable uniformity is technically very challenging. Secondly, 
such thin layers tend to exhibit a large density of pinhole defects that scales with diode 
area, causing devices to short. Finally, since the active area of solution-processed diodes 
is often required to be large in order to boost the current output, reducing the active layer 
thickness to the nanoscale while maintaining a large enough active area, leads to a large 
increase in Cj, with adverse effects on the operating frequency of the diode. Therefore, 
development of advanced device concepts and/or new material systems with improved 
charge transport characteristics are required if solution-processable RF electronics are to 
become a reality.  
In this chapter, I report the implementation of co-planar Schottky-diodes 
manufactured by adhesion-lithography (a-Lith) discussed in the previous chapter for such 
high frequency rectification applications. Unlike conventional sandwich-type diodes, in 
co-planar devices the inter-electrode distance defines the thickness d of the active 
semiconductor channel (Figure 6.1 (b)). By reducing d to <20 nm, the transit time (tT) of 
charge carriers through the device can be significantly reduced and fCO increased. 
Furthermore, any detrimental effects on device capacitance due to reduced d are more 
than compensated for by the reduction in the active area of the diode by several orders 
of magnitude. To this end, vertical diodes are routinely fabricated with relatively large 
active area in the range 0.001-1 cm
2
, which leads to large C j values. In contrast, in the co-
planar diodes shown in Figure 6.1 (b), the active area is defined by the thickness of the 
asymmetric electrodes employed times the nano-gap width (W). The extrinsic 
capacitance due to the 3D coupling of the electrodes through the substrate and the air 
must also be considered. However, even taking this into account and even for devices 
with extremely large W/d ratio (>10,000), this geometrical alteration translates to a 
dramatic drop in Cj, enabling sub-pF device capacitances.  
Despite such tremendous potential, the co-planar device architecture has not 
been investigated for Schottky diode applications. The reason for this is that it has, up 
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until now, been an impractical architecture to implement due to the complex, and hence 
expensive, processing steps required. Reports have been made of “planar” Schottky 
diodes for Si Schottky diodes, but even here, while device performance is excellent (>1 
THz) at the trade-off of extremely complex device processing steps, the resultant device 
is not truly planar; it is actually a small scale vertical diode where the top contact is 
connected by a horizontal bridge to its parent electrode.(2)  Thus, in this application, the 
true potential of a-Lith is revealed, in being able to not only facilitate the realisation of 
these device architectures for the first time, but also being able to do it in a solution 
processable semiconductor compatible manner.  
 
Figure 6.1: (a) Device architecture of conventional sandwich structure Schottky diode. (b) Device 
architecture of planar diode structure. 
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6.2 Radio Frequency C60 Schottky Diodes 
Buckminsterfullerene C60, a symmetric icosohedral closed cage structure consisting of 20 
hexagonal and 12 pentagonal rings, or more simply put a soccer ball shaped allotrope of 
carbon (see Figure 6.2 (a)), has been investigated from a theoretical point of view since 
its discovery by Kroto et al. in 1985.(3) The synthesis of a macroscopic quantity of 
fullerenes by Kratschmer et al. in 1990 fuelled the interest of experimentalists in this 
material.(4)  The optical absorption spectrum, as well as the strong electron accepting 
capabilities of C60 led to its use in polymer/small molecule heterojunction 
photovoltaics.(3) Meanwhile, the development of organic electronics in the 1990s and 
2000s revealed that most small-molecule semiconductors exhibited p-type conductivity. 
Fullerenes and their derivatives proved to be one of the few small molecules exhibiting 
n-type conductivity, this being important for the realisation of complementary logic based 
on organic electronics. Thus emphasis was placed on developing C60 TFTs. 
Demonstrations of C60 TFTs were made as early as 1995, where Haddon et al. extracted 
field effect mobilities up to 0.08 cm
-2
 V
-1
 s
-1
 from vacuum processed C60 devices. Since 
then, device performance has improved, and field effect mobilites in the range 1 – 3 cm2 
V
-1
 s
-1
 have been reported.(5,6)  
These reasonably high mobilities and a high uniformity afforded by high vacuum 
processing have enabled high frequency applications of C60. As already stated in section 
2.4.3, C60 TFTs with transit frequencies (fT) up to 27.7 MHz (7)  (the highest for organic 
TFTs) and Schottky diodes with cut-off frequencies as high as 700 MHz (8) (currently 
the second highest for organic Schottky diodes after 1.24 GHz performance of pentacene 
diode (9)) have been demonstrated. Thus C60 holds great promise for high frequency 
rectification. In the next section, emphasis is put on translating these results to solution 
phase deposited C60 via combination with the lateral electrode architecture.  
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Figure 6.2: (a) Schematic of C60 molecule. (b) Energy levels of C60 diode. (c) I-V characteristics of C60 
Schottky diode with a device schematic shown inset. 
 
6.2.1 Solution processable C60 
The carbon-carbon sp
2
 bonding in C60 gives rise to molecules which interact weakly via 
van der Waal forces. As such, the solubility of C60 is expected to be generally low due to 
the energy required for the breaking of a large number of solvent bonds during 
dissolution not being adequately compensated for by the interaction between the solute 
and the solvent.(10) Despite this, several parameters have been found to affect the 
solubility of C60, and relatively high (up to 50 mg mL
-1
) concentrations have been 
demonstrated.(11) As such, TFTs have been processed from C60 via spin coating with 
resultant mobilities of 0.21 cm
2
 V
-1
 s
-1
. However, the interaction between the solution and 
the substrate is critical to achieving a uniform thin film, and aggregation due to the 
hydrophobicity of C60 is thus often a problem. To address these issues, chemically 
modified derivatives have been employed. The most common of these is phenyl-C61-
butyric acid methyl ester (PCBM), first synthesised by Hummelen et al. in 1995 (12)  and 
now routinely employed in polymer/small molecule organic photovoltaics as an 
alternative to neat fullerenes.(13) The solubility of this small molecule is a key factor to 
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the success of this material. Nevertheless, unsubstituted C60 offers significantly higher 
electron mobility (14,15)  and a significant cost advantage.(16)  
Blend systems have been extensively studied for achieving greater control over 
the deposition and crystallisation of small molecules for high performance TFTs.(17–
22)  In general, a conjugated polymer acts as a binder for the small molecule.  However, 
insulating polymers such as polystyrene can also be used, and have a similar beneficial 
effect on film formation.(23,24) Diaz de Zreio Mendaza et al. (25) found that while 
C60:C70 mixtures tended to dewet from SiO2 substrates during processing, the addition of 
9% wt. ultrahigh molecular weight polystyrene resulted in even film coverage, and TFTs 
with field effect mobilities on the order of 1 cm
2
 V
-1
 s
-1
.  
To this end, I blended C60 (20 mg/mL in dichlorobenzene) with high molecular 
weight polystyrene (5% wt.) acting as the binder. The solutions were made up in a 
nitrogen atmosphere and heated at 70 °C and stirred overnight. It was found to be 
important to then let the solutions reach room temperature before spin coating to allow 
for a uniform film. Solutions were spin coated at 1,000 rpm for 60 seconds, followed 
by 2,000 rpm for 30 seconds to facilitate solvent drying. Samples were then annealed 
at 80 °C for 10 minutes to further facilitate solvent evaporation and to promote C60 
crystallinity. Using these conditions uniform thicknesses of 700 nm were measured by 
scratching the film and using profilometry. 
6.2.2 Device performance 
As C60 exhibits predominantly n-type transport, it is the position of the lowest unoccupied 
molecular orbital (LUMO) which is of importance for charge transport and the 
formation of the Schottky barrier. The LUMO level of C60 sitting at roughly -3.9 eV 
favours Ohmic contact formation with low work function metals such as Al.(26) Noble 
metals, such as Au, are thus good candidates for Schottky contact formation.(27,28) Thus 
the Al/Au nanogap structure is a good platform for C60 Schottky diode formation (see 
Figure 6.2 (b)). 
Extracted I-V characteristics of resultant C60 Schottky diodes are shown in Figure 
6.2 (c). The diodes, similar to the ZnO diodes discussed in the previous chapter, exhibit 
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extremely low off-current which is below the detection limit of the measurement setup ( ̴
 0.2 nA). This is again attributed to the starting electrical isolation of the Ohmic and 
Schottky contacts, as well as the good rectifying properties of the C60/Au interface. A 
resultant forward current of 0.2 µA and a rectification ratio of  ̴ 103 are extracted.  
This work was carried out in collaboration with Dr. Stephan Rossbauer, and 
details of DC device characterisation can be found in his thesis, as well as a preliminary 
discussion of their RF performance.(29) A detailed discussion of RF performance of 
these devices is now presented. 
Diodes were tested under an AC voltage of increasing frequency using the circuit 
shown in Figure 3.1. A resultant output is shown with the AC input signal in Figure 6.3 
(b) at a frequency of 13.56 MHz. The DC voltage was stable with the small AC ripple as 
seen in Figure 2.11 (b), and was taken by averaging the waveform over 8 input waveform 
cycles, and plotted as a function of frequency as shown in a Bode plot in Figure 6.3 (a) 
for a 10 VPP AC input. Even at 20 MHz, which is the upper limit of the input signal 
frequency, a drop of only -1.2 dB in the output signal is seen. Thus it is demonstrated in 
this device that the cut-off frequency lies above 20MHz. Extrapolating the degradation 
of the DC performance leads to a estimated cut-off frequency in this device of 400 MHz. 
As of the writing of this thesis, that extracted value represents the highest frequency 
performance for any solution processed organic semiconductor in either TFT or diode 
architectures reported. 
The ripple in the output DC voltage is expected due to the nature of the 
measurement circuit and is due to the discharging cycles of the capacitor as demonstrated 
in section 2.4.1. This ripple is monitored as a function of frequency and remains at a 
relatively constant value (< 0.1 VPP) throughout the measurement, except for some 
enhancement at a frequency  ̴ 8 MHz. This corresponds to a drop in the measured AC 
signal, thought to be due to reflection of the signal at this frequency. 
The data presented in Figure 6.3 represents one of the best Schottky diodes 
measured in this work. Several other diodes exhibited cut-off frequencies below the 20 
MHz measurement limit (see section 6.8 (c) for more on statistics). This variation in 
device performance is seen somewhat from device to device on the same substrate but 
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more so between device sets processed at different times. It is possible therefore that film 
disuniformity is the cause of the spread in device characteristics. Even with the 
polystyrene binder, C60 film formation reproducibility has been difficult, and is highly 
sensitive to solution temperature. Furthermore, C60 is highly sensitive to oxygen,(30) and 
the levels of oxygen in the glove box where processing occurred varied during sample 
processing from below 2 ppm to as high as 80 ppm. 
The observed cut-off frequency was dependent on input voltage of the sine wave. 
Figure 6.4 shows the influence of input peak to peak voltage (VPP) on cut-off frequency 
and DC output voltage at the cut-off frequency. There is a clear superlinear dependence 
of output voltage on input amplitude and a sublinear dependence of fco on input 
amplitude. Others have noticed a similar dependence for small molecule Schottky 
diodes.(9)   
 
Figure 6.3: (a) Bode plot showing the frequency dependence of output voltage from the rectifier circuit 
based on C60 Schottky diodes. The blue line shows the extrapolated decay of voltage giving a predicted 
cut-off frequency of  ̴ 400 MHz. (b) Input signal (blue) and DC output (red) from DC rectifier at 13.56 
MHz. 
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Worth noting is that the DC output even at low frequencies (the 0 dB level) is 
low for the given input of the AC signal. This can be attributed to the high (~ 0.5 V) turn-
on voltage of the diode, as well as the low current level. Efforts to address these issues 
have been made through modification of the Schottky contact work function and doping 
of the active C60 layer. A further alternative which has not been investigated is the scaling 
of the device width to attain a higher forward current. 
Figure 6.4: Dependence of AC input amplitude on (a) cut-off frequency and (b) DC output amplitude at 
the cut-off frequency. Five individual devices are represented in each plot.  
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6.2.3 Schottky Contact Modification 
In order to increase the DC output of the rectifiers, the voltage drop across the diode 
was addressed by investigating the diode turn-on voltage. This was achieved by examining 
the Au/C60 interface. According to simple Schottky-Mott theory, the barrier height 
depends only on the difference in the C60 electron affinity and the Schottky contact work 
function. Decreasing this difference would lead to a lower turn-on voltage. However, the 
interface is more complex than this simple interpretation. For example, hybridisation of 
the C60 LUMO and noble metal sp bands have been found to correlate to the charge 
transfer between the two and the resultant work function of the C60 treated metal.(31)  As 
such, while charge transfer occurs in all cases from the noble metal to the C60 LUMO, 
different dipole moments are set up at the interface depending on the metal. For 
example, in the case of an Ag/C60 interface, a dipole moment pointing away from the 
metal is set up, while in the case of an Au/C60 interface, a dipole moment pointing toward 
the metal is established.(32,33)  This dipole moment at the interface has the effect of 
lowering the work function of the Au, thus further hindering charge injection. The grain 
size of the metal has also been found to affect the barrier formation at the C60/Au 
interface. (34)  As a result of these issues, Takahashi et al. (27)  measured higher field 
effect mobilities in C60 with Pt electrodes than with Au electrodes despite the deeper work 
function of Pt. 
Based on this, it seems it would be a good idea to substitute the Au in the device 
architecture with another noble metal. However, the most reliable mode of nanogap 
electrode fabrication was using Al and Au electrodes. Ag tended to oxidise heavily during 
the removal of the ODPA SAM, while the use of thermally evaporated noble metals such 
as Pd and Pt was not extensively investigated. Thus, the chosen approach to device 
optimisation was the modification of the Au electrodes.  
SAMs have long been known to affect the injection properties at metals/organic 
semiconductor interfaces. The dipole moment of the SAM has an effect on the work 
function of the metal at the interface, while also affecting the film morphology which can 
have a strong effect on charge transport. The length of the SAM is also a consideration. 
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Nagano et al. (28) found that the use of long alkanethiol treated Au electrodes 
significantly impeded charge injection in C60 TFTs. Thus shorter SAMs, particularly 
thiophenol derivatives, are favoured. The thiol acts as the anchoring group to the Au, 
while the aromatic unit is functionalised to alter the dipole moment. Thiol derivatives 
with electron attracting substituents such as nitro groups or fluorine atoms (particularly 
pentafluorobenzenethiol (PFBT) have long been used to promote injection into p-type 
semiconductors from Au.(35–37) Recently, a pentacene diode exhibiting a cut-off 
frequency above 1GHz was fabricated with a PFBT layer to promote injection from the 
Ohmic Au contact but also to favourably align the pentacene molecules.(9) Kirtamura et 
al. (38) used a similar approach to promote charge injection in Au source and drain 
electrodes for C60 TFTs, by employing amino and methyl group derived benzenethiols. 
Particularly, they found that 4-methylbenzenethiol (MBT) and 4-
(dimethylamino)benzenethiol (DABT), which had dipole moments of 1.57 D and 4.11 
D (where D is the Debye unit) pointing away from the Au surface, resulted in an 
improvement in the linear mobility of C60 TFTs by over two orders of magnitude and a 
reduction in threshold voltage by a factor of 3 as compared to untreated Au electrodes. 
These improvements are attributed to more favourable charge injection from the 
electrodes. The same authors later used a DABT treatment on Au electrodes in a C60 
TFT to realise the fastest organic TFT (fT = 27.7 MHz) demonstrated to date. (7) In the 
other notable high frequency demonstration of C60, namely the Schottky diode with a cut-
off frequency of 700 MHz,  (8) a surface treatment of hexamethyldisiliazane (HMDS) 
was used to achieve a shallower work function of WO3 (measured 4.3 eV with treatment, 
4.6 eV without). The logic for this change in work function is the same, and a dipole 
moment of 0.41 D pointing away from the metal has been reported. The result of the 
HMDS treatment was a decrease in the turn-on voltage for the diode and a higher DC 
rectified output at all frequencies. 
SAM treatment is ideal for implementation with the nanogap electrode structure. 
The nature of the self-assembly process means that one electrode can be treated while 
the other remains unaffected. Other conventional vacuum or solution based thin film 
techniques would be difficult to achieve on one electrode only. 
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I investigated two SAMs, MBT and DABT, on the DC and RF device 
performance of the C60 Schottky diodes. The SAM treatment was done by immersion in 
MBT and DABT solutions in acetonitrile at a concentration of 1.6 mg/mL following the 
procedure of Kitamura et al.(38) The treatment was carried out overnight and in a dry 
nitrogen glove box. Samples were rinsed in acetonitrile and annealed at 80 °C following 
treatment to removed additional small molecule and solvent respectively. Kelvin probe 
and photoemission measurements were carried out on the treated electrodes. Finally, C60 
was spin coated on top of the treated electrodes as described above. 
The effect of the SAMs on the Au electrode work function was as expected in 
shallowing of the work function by over 1 eV (see Figure 6.5 and Table 6-I). As expected, 
the MBT, having been shown to have the greater dipole moment on Au, had a greater 
effect on the work function. However, these values are as compared to ozone treated Au. 
It was found that to measure deep values of the work function of Au (below -4.5 eV), 
UV/ozone treatment was necessary and the work function then increased over the course 
of 24 hours back to the untreated value of -4.5 eV. As little as 40 seconds of UV/ozone 
treatment had a significant effect on the measured work function. This effect indicates 
surface contaminants from the air result in a shallowing of the work function. The 
resultant change in work function due to the SAMs is not large when compared to this 
value. However, the fabrication of diodes without an immediate UV/ozone treatment 
step prior to C60 deposition has been found to result in poor Schottky diodes, possibly 
due to contamination at the interface. In an unexpected result, the thiol SAMs also have 
an observable effect on the Al work function. Thiol based SAMs are not expected to 
attach to the Al surface, nor are the methyl or methylamino groups expected to have an 
affinity for Al/Al2O3.(39) It is possible that some of the small molecule remains 
physisorbed on the metal surface. As the SAM treatment was run in a glove box, 
comprehensive rinsing and cleaning of the samples post-treatment was difficult. Due to 
the roughness of the Al, carrying out AFM measurements did not reveal any useful 
information about the nature of the thiol layer on formed. A technique such as 
ellipsometry or x-ray spectroscopy may be necessary to elucidate more information on 
the nature of the bonding mechanism, the thickness and the morphology of the MBT 
and DABT on Al. Nevertheless, the effect of the surface treatment is a positive one. 
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Whatever the mechanism for the formation of the small molecule on the surface, the 
effect is again the shallowing of the work function, expected to be due to a similar dipole 
moment interaction at the surface. This change in Al work function is expected to 
facilitate easier Ohmic charge injection to the C60 LUMO, thus enhancing device 
performance. For the sake of interest, the ODPA treated Al electrode was also 
investigated and found to have the biggest shift in work function (as shallow as 3.65 eV 
as measured by Kelvin probe). Unfortunately, the thickness of this particular small 
molecule leads to an effective dielectric layer and hinders charge injection significantly.  
Table 6-I: Measured work function change due to SAM treatment as measured via Kelvin probe (KP) 
and air photoemission system (APS). 
 KP (eV) APS (eV) 
Au 4.5 4.4 
Au-O3 5.54 5.15 
(Au-O3 after 40 sec 5.4)  
Au/MBT 4.3 4.3 
Au/DABT 4.48 4.57 
Al 4.5 4.67 
Al/ODPA 3.65 4.37 
Al/MBT 3.8 4.38 
Al/DABT 4.1 4.44 
 
Figure 6.5: Graphic representation of work function change due to SAM treatment of Al and Au 
electrodes. 
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The morphological change of the C60 thin films formed on the SAM treated 
electrodes is shown in Figure 6.6 and Figure 6.7. The alterations are small but there is a 
definite effect in the roughness of the film increasing on SAM treated Al and decreasing 
on MBT treated Au and increasing on DABT treated Au. 
Figure 6.6: Height-distribution graph of 1 x 1 µm topography AFM scans (shown inset) of C60 on Au with 
various SAM treatment. 
Figure 6.7: Height-distribution graph of 1 x 1 µm topography AFM scans (shown inset) of C60 on Al with 
various SAM treatment.  
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The effect of the SAM treatment on the diodes was dramatic. As expected, the 
SAMs cause a reduction of turn-on voltage in the diodes. Figure 6.8 (a) shows the I-V 
characteristics of 45 diodes, 15 with no SAM treatment, 15 with DABT treated Au 
electrodes and 15 with MBT treated electrodes. As expected, the MBT has the greater 
effect on the turn-on voltage, the diode switching on at close to 0 V. This is ascribed to 
the larger dipole moment of the small molecule. As a result of this lowering of the barrier, 
a higher off current is seen also. The DABT also causes a shift towards zero in the turn-
on voltage of the C60 diode, but the shift is not as dramatic. This is expected due to the 
lower dipole moment, which also leads to a much smaller change in the off current. 
However, the DABT treated diodes exhibited the highest on current. While the MBT 
had the effect of more than doubling the on current at 2 V to a value 0.24  µA, the DABT 
leads to devices with forward currents of on average 4 µA. Kitamura et al. also saw the 
best device performance with DABT treated Au electrodes. The reasons could go 
beyond the dipole effect and relate to the film formation at the interface when employing 
this SAM. 
The DC output voltage when measured with an AC signal in the rectifier system 
shows improvements in the SAM treated devices. Interestingly, the higher current levels 
seem to be more of a factor in the DC output than the lower turn-on voltages. This is 
clear as the DABT treated devices have a 0 dB voltage output of  ̴ 1.2 V, while the MBT 
has a 0 dB DC output of ̴ 1 V, compared to the reference samples with an 0 dB DC 
output of  ̴ 0.7 V (see Figure 6.8 (b)). The MBT treated diodes also have a higher value 
of off-current, which may be a factor in their lower DC output voltages as compared to 
the DABT treated devices. Worth noting at this point is that the reference samples 
measured here did not perform as well as the best diodes reported on above, possibly 
due to some oxygen exposure during fabrication or transport to the measurement setup. 
Nevertheless, all three samples (SAM treated and untreated) were processed and 
handled together, and repeating the experiment showed similar trends. Thus the trends 
described here are supposed to be accurate and due only to the SAM treatment. 
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The effect of the SAM on the device cut-off frequency is also interesting. 
Changing the dynamics of the interface layer would be expected to have some effect on 
the device capacitance, whereas a reordering of the film morphology is expected to affect 
series resistance. Figure 6.8 (c) shows a plot of the cut-off frequency for the three device 
sets (15 devices each) vs. the DC output at 13.56 MHz. While there is a significant spread 
in the reference device set frequencies (the extrapolated values above 20 MHz being 
shown with an X), the trend seems to be an overall lowering of the cut-off frequency on 
SAM treatment of the Au, more so with the MBT treated devices than with the DABT 
ones. However, for HF applications (i.e. at 13.56 MHz) the DC output is still higher in 
both SAM treated devices than the reference set, even though they are at times 
performing below their cut-off frequency. The reason for this is the higher starting output 
voltage. For clarity on this, one need only to refer back to Figure 6.8 (b) and see the MBT 
and DABT values of DC output higher than the corresponding values of the reference 
set at all frequencies. 
Figure 6.8: (a) I-V characteristics of reference C60 diodes and C60 diodes with DABT and MBT treated 
electrodes. 15 devices per set is included to give an indication of the reproducibility. The chemical 
structure of the DABT and MBT molecules are shown inset. (b) Frequency dependence of the SAM 
treated and untreated devices, plotted against output voltage to show that SAM treated devices output 
higher voltages than untreated devices. (c) Plot of cut-off frequency for the three device sets measured 
against the DC output at the cut-off frequency. Extrapolated values are marked as an x. 
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6.2.4 C60 Doping 
As an increase in the diode forward current led to an increase in the DC output voltage, 
it is interesting to examine other ways to boost the diode forward current. The most 
obvious choice is in the doping of the C60. While there are inherent differences in the 
doping mechanism of organic semiconductors as opposed to classical inorganic systems, 
namely due to the fact that charge transport in organic semiconductors arises from 
hopping in a distribution of localised states, and that there is a large Coulomb correlation 
between charge carriers and strong polaronic coupling between localised hopping states, 
the basic principle remains the same; doping takes place (in an n-type system) when a 
dopant donates electrons to the LUMO states of the organic semiconductor. While p-
type doping of organic materials has been extensively demonstrated, n-type doping is 
substantially more difficult to realise. For a direct electron transfer, the dopant HOMO 
must lie above the LUMO of the organic semiconductor, leading to a high probability of 
oxidation of the dopant. As an alternative, alkali metals such as Li have been used to 
dope organic semiconductors. This can be achieved by the deposition of a Li based 
electron injection layer with subsequent diffusion into the active layer, (40)  or through 
co-evaporation of Li with the organic material.(41)  These techniques, however, have not 
been demonstrated from solution phase. 
Figure 6.9: (a) I-V characteristics and (b) AC characteristics of doped C60 Schottky diodes. 
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Another alternative is to combine a chemical reaction with the electron transfer 
from dopant to host. Organometallics have been used to achieve just this, particularly (4-
(1,3-dimethyl-2,3-dihydro-1H-benzoimidazol-2-yl)phenyl)dimethylamine (N-DMBI) 
and its derivatives. (42)  The particular doping mechanism is believed to be a hydride 
transfer from the dopant giving rise to host radical anions. (43)  N-DMBI has been used 
to dope fullerenes and fullerene derivatives. While molecules such as PC61BM and 
indene-C60 bis-adduct (ICBA) showed an inverse relationship between doping ratio and 
mobility, C60 showed a linear relationship. (15)  
Figure 6.9 shows the I-V characteristics and AC characteristics of devices doped 
up to 2.7 % molar ratio. There is an evident increase of both forward and reverse bias 
current with doping ratio, corresponding to a higher density of free carriers in the organic 
semiconductor. The DC output voltage does not follow the same trend. Figure 6.10 (a) 
shows a plot of the DC frequency vs output power in dB for 4 separate devices for each 
of the 5 doping ratios. Doping appears to improve the cut-off frequency with respect to 
the reference sample. The extrapolation of cut-off frequency for the doped samples is 
difficult due to the lack of drop in signal at 20 MHz. Presented in Figure 6.10 (b) is a 
summary of the doped device figures of merit. While the on-off ratio drops rapidly with 
doping, and the forward current increases, the output voltage measured at 13.56 MHz 
peaks at a dopant ratio of 0.27 % mol. It is interesting that the highly doped devices are 
still capable of outputting an average DC voltage of 0.48 V for a ± 4V input signal despite 
the low average on-off ratio of 1.8 at ± 2.5 V. The lowering of the rectification ratio could 
be responsible for leakage and the resulting DC output voltage drop. Clearly, there is a 
balance to be struck between peak forward current and acceptable value of reverse 
leakage current.  
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Figure 6.10 (a) AC characteristics of 5 devices for each doping level up to 2.7 % mol showing a general 
trend in increasing level of cut-off frequency. (b) Figures of merit (voltage output at 13.56 MHz for sine 
wave input of ± 4 V, forward current at 2.5 V and on off ratio at ± 2.5 V) plotted against doping ratio.  
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6.3 Radio Frequency ZnO Schottky Diodes 
These simple to implement co-planar C60:polystyrene diodes demonstrate the feasibility 
of realising organic RF devices from solution at low temperatures, and provide several 
insights into general device optimisation. However, the choice of C60:polystyrene as the 
active layer has several drawbacks. For instance, despite the low weight fraction of 
polystyrene present, small-molecule/polymer blends are known to phase separate during 
film drying.(44) 
 
The formation of a polymer layer at the electrode interface would 
adversely affect charge injection in this device structure. The presence of the polymer 
binder also causes the starting solution to be highly viscous making processing of thin 
layers of C60 challenging. When considering the extremely low dimensionality of these 
nanogap structures, capillary forces become significant reducing the chances of gap 
filling. Finally, electron transport in C60, and its derivatives, is known to be highly 
susceptible to atmospheric oxidants such as water and oxygen.(45)  The result is that 
semiconductor deposition and testing has to be performed under inert atmosphere. For 
these reasons alternative n-type semiconductors that can be processed from solution at 
low temperatures and can still yield functional Schottky diodes must be considered.  
High performance ZnO planar Schottky diodes have been introduced in the 
previous chapter. With their high forward current, low turn-on voltage, high rectification 
ratio and low dimensionality, these devices are ideal for high frequency investigation. 
While work has been carried out on high-speed applications in the form of TFTs, (46,47) 
little or no effort has been placed on utilising ZnO in Schottky diodes. There has been a 
greater focus on IGZO, which has emerged in recent years as a contender for high 
frequency large-area applications, with Schottky diodes demonstrated in the GHz 
regime.(48–51) Current issues seen with ZnO include device variation due to grain 
boundaries of the polycrystalline material. As I have demonstrated highly reproducible 
ZnO devices, due to the device dimensions being below the ZnO grain size, this is now 
a problem which may be overcome. Furthermore, the solution processability at low 
temperatures is a significant processing advantage over IGZO which is still routinely 
processed using vacuum techniques.  
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6.3.1 Dynamic Response 
The dynamic response of discrete ZnO diodes and DC rectifier circuits was studied using 
the same setup as describe for the measurement of the C60 diodes. Figure 6.11 (b) shows 
the VIN and VOUT signals as a function of time (f = 13.56 MHz) for a coplanar ZnO diode, 
while Figure 6.11 (a) displays the DC voltage output of a ZnO diode-based rectifier circuit 
(in dB) versus input signal frequency. Remarkably the DC voltage output of the rectifier 
circuit remains constant for signal frequencies up to 20 MHz—i.e., the measurement 
limit. Due to the enhanced diode quality, as compared to C60:polystyrene-based devices, 
the VOUT remains high (≈1.3 V) even for a low VIN signal amplitude of ±4 V. 
As extrapolation of the cut-off frequency was impossible due to the lack of signal 
drop at 20 MHz, efforts were made to measure the ultimate device cut-off frequency. A 
Hewlett Packard 8642A waveform generator was employed for the signal generation. To 
isolate higher frequency AC signals a bias tee was inserted at the output port of the 
measurement system. The DC signal was monitored on the same oscilloscope, while the 
AC fluctuation was monitored using a Hewlett Packard 8482B RF power meter. 
Figure 6.11: Bode plot and (b) input and output waveform of ZnO diode in rectifier setup at 13.56 MHz. 
  
At these higher frequencies, ground loop impedance can become an issue. Thus 
the diode architecture was redesigned to incorporate a ground pad (see Figure 6.12 for 
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two separate schematics used). In contacting these devices, 120 µm pitch GS/SG RF 
probes from GGB Industries were used. External circuitry was unnecessary as the input 
probe had an internal 50 Ω terminator and the output probe had an internal 1 nF 
capacitor.  
The resultant Bode plot for a 500 µm wide device with an input amplitude of ± 
3 V is shown in Figure 6.13. Significant signal reflections led to a boost in the output 
voltage (thus giving values >0 dB) between 1 and 10 MHz. This implies that the current 
measurement and device setup may not be optimally impedance matched for higher 
frequency measurements. At higher frequencies the DC output fluctuates somewhat in 
magnitude. An overall decreasing trend is seen, leading to a measured cut-off frequency 
of  ̴  200 MHz. However, the diode continues to output a nonzero value of DC voltage 
up to the new measurement limit of 1 GHz, as shown in Figure 6.13.  
Furthermore, at high frequencies the insertion loss due to cables and 
feedthroughs can become significant. The insertion loss of the system was measured by 
contacting the RF probes in the glove box and monitoring the power loss in the sine wave 
signal using the RF power meter. The drop in signal with respect to frequency 
corresponds to the drop in measured output voltage of the ZnO Schottky diode, implying 
strongly that the measured cut-off frequency is not accurate and is in fact an 
underestimation of the true device cut-off frequency (see Figure 6.13 (b)). To address 
this, the signal loss at higher frequency must be compensated for by boosting the input 
signal accordingly, or the setup must be redesigned to minimise cable length substantially.  
Ultimately, the higher forward current, lower turn-on voltage, higher rectification 
ratio and lower series resistance imply that these devices should outperform the C60 
devices whose cut-off frequencies are already predicted as hundreds of MHz. However, 
experimental confirmation is needed. Nevertheless, a cut-off frequency of 200 MHZ 
represents the highest frequency performance for any solution processed metal oxide 
semiconductor or organic device to date. 
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Figure 6.12: Two different device architectures used for device implementation with diodes of different 
widths with ground pad either side of device (above) and ground pad below device (below). 
 
Figure 6.13: (a) Bode plot of ZnO diode in rectifier setup using high frequency setup. (b) Diode output 
(red) plotted with insertion loss of measurement system (blue), implying observed frequency drop may 
be system dependent rather than diode dependent. 
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6.3.2 Device Stability 
To assess the operating stability of these coplanar ZnO RF diodes, continuous operation 
stress experiments at 13.56 MHz have been carried out for prolonged periods of time. 
Figure 6.14 shows the first I-V characteristics of a ZnO diode from -2.5 to 2.5 V, and the 
characteristics after 19 sweeps. In this case there is no detectable alteration. Next the 
diode was stressed in the rectifier circuit for 16 hours at ± 3 V. The DC output voltage 
was monitored and there was a noticeable drop within the first hour of operation.  
The exact origin of the voltage drop is unknown. It is probable that is an effect of 
localised heating within the gap. Field strengths are on the order of 10
8
 V/m within the 
gap giving rise to exceptionally high current densities with significant associated Joule 
heating.  However, after the initial drop the output stabilised. An I-V sweep after this 
time, equivalent to roughly 10
12
 cycles, shows the small shift in current characteristics. A 
greater leakage current is observed (up to 0.1 µA) as is a slight drop in the forward current. 
Figure 6.14: Stressing experiments on ZnO diode. (a) Initial I-V characteristics, characteristics on scan 20 
and after 16 hours of stressing at 13.56 MHz (i.e. scan ~ 10
12
). (b) DC output as a function of time for 16-
hour stressing experiment at 13.56 MHz ± 3 V. (c) Input (blue) and output waveform (black – initial) 
after one hour (green) and 16 hours (red). 
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6.3.3 Flexible ZnO RF Diodes 
An important advantage of the a-Lith method is the low process temperature 
requirement and its compatibility with inexpensive, temperature-sensitive substrate 
materials such as plastic. To explore this possibility, I fabricated coplanar ZnO Schottky 
diodes on 150 µm thick polyethylene terephthalate (PET) foils. Figure 6.15 (a) shows a 
photograph of diode arrays fabricated on a PET substrate.  
A statistical analysis of the operating frequency range of 60 ZnO-based Schottky 
diodes is shown in Figure 6.15 (b). As can be seen, only two out of 60 devices tested were 
electrically shorted while the rest function as diodes, corresponding to a yield of ≈97% of 
working devices. Of those working devices, a total of 50 diodes (≈83%) exhibited a cut-
off frequency at −3 dB of >1 MHz for a VIN = ±4 V. Among those, 36 devices operated 
above the measurement limit of 20 MHz corresponding to a yield of 60% of diodes with 
fCO >> 20 MHz. Undoubtedly, further process optimisation is expected to lead to higher 
yield and improved device performance. 
Figure 6.15: (a) Flexible diode array on PET substrate. (b) Statistical analysis of 60 diodes, showing the 
location of those operating with fCO in different regimes. (c) Effect of 100 bending cycles at a bending 
radius of roughly 4 mm on the I-V characteristics of the ZnO diode. 
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Finally, several representative RF ZnO diodes were mechanically stressed 
through 100 manual bending cycles to radii down to 4 mm. The current–voltage 
characteristics of a representative diode measured before and after bending are shown in 
Figure 6.15 (c). As can be seen no significant effect on the operating frequency can be 
observed with only a minimal drop in diode's forward current. The nature of the 
mechanical stress (compressive or tensile) appears not to influence the operating 
characteristics of the diodes following bending. Although preliminary, these results 
provide solid evidence of the potential of the technology not only for low-temperature 
processing but also use in large-area flexible electronics of the future. 
 
6.3.4 Monolithic Circuitry 
As mentioned in the introduction, efforts are often made to reduce the output ripple of 
rectifiers by employing full wave rectification. To this end, I designed a full wave bridge 
rectifier, shown in Figure 6.16 (a). The implementation of this circuit called for two 
photolithography steps and one a-Lith step only, followed by the deposition of the active 
ZnO layer. However, to create the diodes in the correct configuration in one step, six 
interfaces had to be created rather than just four. In terms of practical operation, this 
called for the shorting of two diodes (D2 and D5 in Figure 6.16 (b)). This was done by 
simply scratching the interface to short the two metals. The I-V characteristics of the four 
unshorted diodes are shown in Figure 6.16 (b). The current is lower than in previous 
figures here due to the reduced device width. The dynamic characteristics of the bridge 
circuit are shown in Figure 6.16 (c). As can be seen a ± 2 V sine wave input generates a 
full wave output of peak voltage of 0.2 V at a frequency of 100 Hz. Unfortunately, the 
signal degraded rapidly at higher frequencies. The reasons for this are thought to be a 
combination of the complexity of the added circuit components, the voltage drop across 
the shorted diodes, the lower output of the small diodes and an impractical measurement 
setup. Nonetheless the feasibility of a full wave rectifier based on a-Lith fabricated ZnO 
diodes has been demonstrated.  
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Figure 6.16: (a) Full wave bridge rectifier circuit diagram. (b) Implementation of bridge rectifier circuit 
fabricated using a single a-Lith step. Diodes occur at each of the Al/Au interfaces in the circular 
structure. Diodes D2 and D5 are shorted out of necessity. I-V characteristics of diodes D1, D3, D4 and 
D6 are shown. (c) Output full wave rectification of bridge circuit.  
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6.4 Summary and Outlook 
Schottky diodes, enabled by a-Lith, based on both organic (C60) and inorganic (ZnO) 
semiconductors have been demonstrated with sufficient frequency response for 
operation in the HF regime (13.56 MHz). The advantageous planar architecture allows 
diode fabrication from solution, on low temperature substrates, with smaller channel 
length than would be possible in a vertical structure and with a small junction capacitance. 
In the case of C60, surface modification and doping of the active layer were found 
to have profound impacts on device performance. It will be important work in future to 
investigate the nature of the thiol SAM’s unexpected interaction with the Al electrode, 
and to investigate more surface treatments for both electrodes to optimise the device. 
The combination of the surface treatment with doping of the C60, which has not been 
covered in this work, is a promising avenue for both boosting the device cut-off frequency 
and the output voltage. Even without any surface treatment or dopant, the C60 diodes are 
capable of outputting above 1 V DC for a ± 5 V input signal at 20 MHz, and have an 
extrapolated cut-off frequencies on the order of several hundred MHz. 
ZnO diodes, which have been comprehensively introduced and studied in the 
previous chapter, are seen as an even superior approach towards realising high frequency 
printable electronics. The excellent device characteristics at dc, owing to the low 
dimensionality and crystallinity of the thin film, lead to excellent AC characteristics with 
a measured cut-off frequency of  ̴ 200 MHz. The actual cut-off frequency is expected to 
exceed this value with optimisation of the measurement setup. 
These proof-of-principle coplanar diodes highlight the potential of a-Lith method 
for the manufacturing of RF electronics on arbitrary substrate materials including plastic. 
Expanding the range of electrode and semiconductor materials used and exploring more 
advanced device architectures for higher frequency ranges will be of much interest to 
probe the limits of this family of devices, and its importance to the development of future 
all-printed RFID technology. 
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Chapter 7 
7 Nanogap Resistive Switching 
 
Memory devices are of critical importance in 
computing devices, including emerging large-area 
applications such as flexible RFID. Low 
dimensionality and non-volatility has led to a great 
deal of interest in resistive switching. In this 
chapter,  switching based on empty Al nanogaps 
as well as polymer, metal oxide and carbon 
nanotube filled nanogaps is investigated. Devices 
exhibit similar characteristics regardless of 
material, with resistance ratios exceeding 10 
3
 and 
endurances up to 100 cycles. 
  
 
Nanogap Resistive Switching 
 
 203 
 
7.1 Introduction 
Existing memory devices typically combine several advantages and disadvantages. For 
example, considering memory based on CMOS technology, dynamic random access 
memory (DRAM) has high capacity and high density but is volatile and must be refreshed 
every few seconds increasing power consumption; static random access memory (SRAM) 
is fast but has low capacity and is also non-volatile. Flash memory has high capacity and 
is non-volatile, but is relatively slow. Thus there is a desire to develop new technologies 
combining all the advantages of existing technology. The ability to demonstrate these 
technologies on large area flexible substrates would further be of interest for integration 
into emerging technologies such as flexible RFID.(1)  Resistive switching is emerging as 
a prime candidate to fit these requirements.  
To be more specific, the figures of merit to be optimized in any potential new 
memory device include operating voltage, operating speed, resistance ratio (or 
equivalent), endurance, retention time, device yield and multilevel storage. In the case of 
resistive switching, operating voltage corresponds to the read voltage, but more so to the 
set and reset voltages which tend to be high. Minimisation of these values is key for low 
power operation. Operation speed is defined as the minimum working pulse width of 
the set and reset voltages. Resistance ratio is specific to resistive switching and is the ratio 
of the device resistances between the high resistance state (HRS) and the low resistance 
state (LRS). Endurance is the number of switching cycles a device can be passed through 
before breakdown, while retention time is the length of time the device remains in a given 
state. Finally, multilevel storage is the ability of a device to exhibit more than two unique 
resistance states. This feature is of interest as it enables an increase in storage density. In 
general, resistance states must differ by at least an order of magnitude.(2)   
Resistive switching has undergone a large amount of research in recent years, 
devices based on transition metal oxides having been of particular interest. The concept 
of using empty nanogap electrodes as switching devices however is potentially far more 
interesting, owing to the simplicity of the system from a fabrication point of view and the 
possibility of increasing device density. Despite a large body of evidence for switching 
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arising from nanogap tunnelling current and a change in the size of the nanogap 
(discussed in section 2.5) there are many conflicting reports that nanogap switching arises 
from conductive filaments through the substrate.(3–7)  In this chapter, I investigate 
nanogap resistive switching based on a-Lith fabricated electrodes. The effect of substrate 
is considered, as well as the effect of subsequent deposition of a polymer, a metal oxide 
and a nanomaterial. 
 
7.2 Breakdown of electrodes 
Before investigating the switching behaviour of nanogap electrodes, it is 
important to understand their electrical breakdown behaviour. This is important for 
general device design. Furthermore, understanding how the electrodes break down can 
yield useful insights into any potential switching mechanism. For simplicity, symmetric 
Al electrodes were used in this study. Repeated I-V sweeps of increasing amplitude were 
applied to sets of electrodes. While there was some device to device variation, the general 
trend was that below  ̴ ±12 V, no current was seen (Figure 7.2  (a)). Above this value, low 
levels of current (never exceeding 1 µA) were observed (Figure 7.2 (b)), which after a few 
repetitions persisted even with low voltage sweeps, implying a conformational change 
occurred at the electrode interface. Repeated I-V scans at high voltage (up to ± 20 V) led 
to a complete quenching of current even at higher applied bias.   
Figure 7.1 shows an SEM micrograph of an electrode set which has undergone 
high bias stressing. As can be seen, the nanogap electrode interface has been destroyed. 
Combining the evidence from the I-V characteristics with the SEM data, I would 
conjecture that some bias-induced shorting of the electrodes takes placed, followed by a 
melting of the electrodes around these areas where huge current densities are present. 
Anaya et al. (8)observed similar effects in Au nanogap electrodes, where shorting was 
attributed to electric field induced surface migration after the application of a 10 V pulse. 
The initial I-V characteristics were similar, and the authors attributed them to a tunnel 
junction formed as gold grains migrated into the gap. The application of a high voltage 
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to these tunnel junctions led to extremely high resistances and thus a large area melting 
of electrodes on either side. 
 
 
Figure 7.1: SEM micrograph of Al nanogap electrodes after electrically induced breakdown. 
 
7.3 Empty nanogap switching 
The I-V characteristics associated with resistive switching exhibit an apparent negative 
differential conductance (NDR), i.e. a drop in current at a certain voltage. Initial I-V 
sweeps of empty nanogaps do not reveal this behaviour (see Figure 7.2 (a) and (b)). This 
is because no forming step has been carried out, a step which is necessary for unipolar 
switching in oxide materials and for nanogap resistive switching. This is important, as it 
is unclear which mechanism causes switching in nanogap devices. 
There is significant evidence that the reported nanogap switching behaviour is 
due to tunnelling current and a change in gap size, namely the temperature independence 
of the current, multilevel switching,(9) dependence of switching on the electrode 
material,(10)  and independence of the switching behaviour on substrate material.(11) 
However, there is also significant evidence that switching can be due to a breakdown in 
the SiO2 substrate, such as an independence of switching on electrode material,(7)  
evidence of damage to the substrate,(5) and direct imaging of filamentation taking 
place.(4)   
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7.3.1 Forming & I-V Characteristics   
With regards to resistive switching in oxide thin films, the forming step is necessary to 
create the first filaments through the oxide layer. In general a high bias is applied to the 
system with a compliance current set to prevent complete breakdown.(12) For nanogap 
electrodes on oxide (SiO2) films, the forming voltage has been found to be 12 V for a 15 
nm gap,(4) 29 V for a 50 nm gap (7) and 1.6 V for 2 nm gaps.(6) These values would 
indicate a dielectric strength of SiO2 in the range 6 – 8 MV cm-1, a value on par with those 
reported in the literature.(13) This further implies a breakdown of a-Lith nanogaps, 
whose separation is on the order of 10 nm, to be on the order of 10 V. The applied 
voltage may need to be higher than this if there is some voltage drop in the system e.g. 
due to an Al2O3 layer.  
For nanogap switching, the forming step is required to decrease the nanogap 
distance (as gaps are formed on the order of 10 nm, and tunnelling occurs at length scales 
< 2 nm). This has been achieved by applying a 10 V pulse (9,14) or several sweeps 
between ± 10 V. (15)Thus regardless of the mechanism, the forming step should be fairly 
similar. Furthermore, the post-forming I-V characteristics are expected to look very  
similar, with a roughly Ohmic current at low voltages and the NDR effect kicking in at 
somewhere in the 4 – 6 V range, followed by a flattening out of current. This voltage 
range tends to be the set voltage, while a higher (> 10 V) value is used as the reset voltage. 
The only difference in the two reported mechanisms is that for nanogap switching, a 
sweep about the set voltage (e.g. +10 V → -1 V, (11)or +9 V →  + 3 V (9) is employed, 
whereas for oxide switching, a pulse at the set voltage suffices.(3–7)  
Empty nanogaps fabricated via a-Lith exhibited no current at low voltages (< 8 V) 
as expected. In activating switching behaviour in Al nanogap electrodes, the use of a 
forming step based on high voltage sweeps was very rarely successful. Most often there 
was the onset of some temporary current above 8 V followed by a return to open circuit 
characteristics when the bias was pushed above around 12 V. In some cases however, the 
characteristic NDR effect was repeatedly observed after dozens of sweeps at or above ± 
12 V.  
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Figure 7.2: (a) Initial I-V characteristics of empty Al nanogap electrodes showing no detectable current. 
(b) Onset of current flow in Al nanogap electrodes with high voltage sweeps. (c) Effect on current of 
stressing Al nanogap electrodes at 16 V. (d) I-V characteristics of Al nanogap electrodes post forming. 
However, this was highly unreproducible. As an alternative, a fixed voltage was 
applied for up to 60 seconds while monitoring the current. It was found empirically that 
when the current levels reached 1 µA, switching behaviour was observed in I-V sweeps. 
Voltage pulses of increasing current were applied until there was an observed change in 
current. Values of 14 – 16 V were found to be sufficient to see the desired increase in 
current (see Figure 7.2 (c)). A resultant I-V sweep is shown in Figure 7.2 (d). 
After activation, switching characteristics of the nanogap device were investigated. 
When the device was scanned from high to low voltage, it was found to be in a LRS, and 
remained in this state when voltages below  ̴ 3 V were applied. Values of current of 20 
µA were observed at a bias voltage of 2 V, and characteristics were independent of bias 
direction. Applying higher bias voltages led to the device entering a HRS, where the low 
voltage current levels were below the detection limits of the measurement setup. It was 
possible, but not completely reliable, to set the devices (i.e. switch back to the LRS) by 
applying a voltage pulse in the range 3 – 6 V. A more reliable method was sweeping from 
high to low voltage, as reported previously for nanogap switching. Figure 7.3 (b) shows I-V 
characteristics of a nanogap device in the HRS and LRS.  
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To measure the endurance of the devices, a repeated waveform as shown in Figure 
7.3 (a) was applied to the devices. A 1 ms 12 V pulse was used as reset voltage and an 8 
V – 3 V sweep was used as a set voltage. The current was then measured between 0 – 2 
V. Resistances were extracted at an arbitrary voltage of 0.2 V and are plotted in Figure 7.3 
(c). The devices exhibit good endurance over 50 cycles with a measured resistance ratio 
on the order of 10
3
. After 100 cycles the performance begins to degrade, the devices 
showing a greater tendency not to enter the LRS. Interestingly, stopping the scan and 
running several high voltage I-V sweeps can restore the high quality switching 
characteristics for a time, implying that with optimisation during the forming step and the 
set and resest voltages, a greater endurance could be achieved. Devices were left in the 
LRS and measured after two months, indicating the possibility of a good retention time. 
However, the endurance of the devices after this time had substantially degraded. 
Devices are stable in the HRS over the same period. 
Figure 7.3: (a) Applied voltages used to measure device endurance. (b) I-V characteristics of device in 
HRS and in LRS. (c) Measured resistance of memory device at 0.2 V when switched between HRS and 
LRS repeatedly over 50 cycles.  
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7.3.2 Electron Microscopy 
To examine the cause of the switching behaviour, SEM images of the devices 
were taken. For reference, Figure 7.4 (a) shows Al electrodes before any electrical 
stressing. After the forming step, a definite alteration in the electrode conformation is 
observed. Figure 7.4 (b) and (c) show an Al nanogap device in the “on” and “off” states 
respectively. Clearly there has been some destruction of the electrodes to a lesser extent 
than when the electrodes are completely broken down (Figure 7.1).  
However, there are points where the electrodes remain close together, and these 
points are most likely what gives rise to switching behaviour. It is possible that the 
electrical forming step causes a migration of Al into the gap, with some points resulting 
in a breakdown of the electrodes in the vicinity due to heating, and some points 
approaching each other significantly so as to cause nanogap switching. Alternatively, it is 
possible that filamentation through the SiO2 (glass) substrate causes the heat induced 
electrode breakdown, while leaving some points intact so that filament switching can take 
place. The SEM resolution is not adequate to give any definitive evidence either way. 
Figure 7.4: SEM micrographs of Al nanogap electrodes (a) preforming (b) postforming in the LRS and 
(c) postforming in the HRS. 
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Unfortunately, it has been difficult to capture an image of the same device in the 
on and off state. This problem arises due to the exposure of large areas of the non-
conductive substrate below, which accumulate a large amount of charge from the electron 
beam and cause it to drift, distorting the image. The solution has been to sputter a thin 
layer (5 nm) of Au over the electrodes for imaging, but this destroys the switching 
properties of the devices. An alternative would be to investigate the gap via AFM. The 
challenge here has been to locate the exact same area before and after switching. This is 
made more difficult by the fact that attaining switching characteristics in devices with 
electrode widths below 500 µm has been difficult, a problem which probably arises from 
the fact that most of the electrode interface is destroyed during the forming step, so that 
a large width is needed for remaining nanogaps to exist. 
7.3.3 Substrate Dependence 
One way to determine which switching mechanism is dominant is to alter the substrate 
and observe the effect on the electrical characteristics and on the microscopic changes to 
electrode geometry. To this end, Al nanogap electrodes were prepared on glass 
substrates with a bisbenzocyclobutene (BCB) (Cyclotene 4000, DOW Chemical 
Company) interlayer. This polymer interlayer should be ideal for quenching switching 
behaviour arising from SiO2 filamentation. While resistive switching in polymers has 
been reported, this should not be possible in the case of BCB as it has been noted that 
it is crucial that the polymer be π-conjugated for switching to arise.(16) It is possible then 
that some initial current flow is crucial to the onset of switching behaviour. 
 Switching is indeed observed on these BCB substrates, with very similar 
characteristics to nanogap devices on pure glass substrates. Figure 7.5 compares the 
endurance of the two devices. As can be seen similar resistance levels for the HRS and 
LRS are observed. Figure 7.6 shows SEM images of the device on BCB in the on state 
and off state. Similar to devices on glass, degradation features of the electrodes in parts 
with remaining nanogap areas are observed.  
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These results seem to indicate nanogap switching is the mechanism at hand, 
though a thorough confirmation of this would require either temperature dependent I-V 
measurements, an investigation of electrode material dependence on switching or both. 
Figure 7.5: Comparison of the endurance of Al nanogap electrodes on (a) glass substrate and (b) BCB 
interlayer. 
 
Figure 7.6: SEM micrograph of Al nanogap electrodes on BCB interlayer in (a) LRS and (b) HRS. 
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7.4 Filled Nanogap Switching 
Interesting though the empty nanogap switching is, the forming step is complex and not 
always reproducible. Figure 7.7 shows an example of when a 16 V treatment of the 
electrodes does not result in current levels reaching 1 µA levels required for switching, 
and rather an electrical breakdown of the electrodes. Thus while further optimisation 
and understanding of the process is required, it can be interesting to replace the empty 
gap with a different active layer and observe the effect on switching characteristics.  
I have found that inserting almost any semiconducting layer on the Al nanogap 
electrodes will result in switching, while reducing the complexity of the forming step. In 
this section, three commonly studied material classes (oxides (ZnO), polymers (F8BT) 
and carbon nanotubes) are considered for resistive switching applications in the Al 
nanogap electrode architecture. 
 
Figure 7.7: Example of failed bias stressing of Al nanogap electrodes on glass at 16 V. The current 
pathways break down before the critical level of 1 µA is reached. 
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7.4.1 ZnO Nanogap Switches 
Application of thin layers of ZnO to Al nanogap electrodes results in conductive 
symmetric contacts at low voltages. Applying voltages up to ± 6V results in high currents 
of 10 mA. At these voltages, deviation from Ohmic conduction is observed (Figure 7.8 
(a)). At higher voltages, an irreversible breakdown of the device occurs, the current levels 
dropping by 3 orders of magnitude and the familiar NDR effects appear at 4 – 6 V. In 
this state, the device can be switched between a HRS and a LRS as described with the 
empty nanogap. In fact, I-V characteristics are remarkably similar. However, this is often 
the case with resistive switching and conclusions should not be drawn from this alone. 
For example, ZnO sandwich structures exhibit similar characteristics. (17,18)  
 Measurements of device endurance showed less stability as compared to the 
empty nanogap, with more instances of the device not switching immediately to its 
intended state. Furthermore, the devices showed a breakdown in switching after 70 – 80 
cycles in this case. 
Figure 7.8 (a) Low-voltage non-Ohmic characteristics of ZnO thin film on Al nanogap electrodes. (b) 
Post forming I-V characteristics of ZnO device. (c) I-V characteristics of ZnO device in HRS and LRS. 
(d) Endurance measurement of ZnO device using the same waveform as Figure 7.3 (a) with resistance 
read at 0.2 V. 
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7.4.2 Carbon Nanotube Nanogap Switches 
Carbon nanotube resistive switching has gained a considerable amount of attention in 
recent years. Switching in CNT films is attributed to either a small break junction and 
subsequent carbon filamentary conduction, (19)  or to the trapping and detrapping of 
electrons causing conductive pathways. (20)   
I investigated CNT devices by spin casting a polymer/semiconducting CNT 
blend on Al nanogap electrodes. The polymer (poly(9,9-di-n-octylfluorenyl-2,7-diyl) 
(PFO)) was present to stabilize the CNTs against reaggregation in dispersion and had 
been used to separate semiconducting CNTs from metallic CNTs. This work was done 
separately, and the dispersion was provided by Francesca Bottacchi from Imperial 
College. Figure 7.9 (a) shows the low voltage characteristics of such a device, indicative of 
a double Schottky barrier arising from the Al/CNT interface. A breakdown of these 
characteristics is observed at voltages as low as 4 V. The device then enters a highly 
conductive state. Again, the NDR phenomenon is observed at roughly 4 V, but the drop 
in current is not so extreme in this case, as can be observed in Figure 7.9 (b)).  
The current levels reached in the LRS of this device are an order of magnitude 
greater than those reached in the ZnO devices or empty nanogap devices, further 
implying a different mechanism is responsible for switching behaviour. As a result, the 
resistance ratio is an order of magnitude greater. The endurance of these devices is 
further satisfactory for more than 100 cycles. 
Of greatest interest is the fact that these devices alone exhibit multilevel switching. 
Figure 7.10 shows the low voltage I-V characteristics for a CNT device which has been 
reset with voltages varying in magnitude from 8 V up to 16 V. Five distinct states are 
shown where increasing resistance is seen as increasing reset voltages are applied. As the 
resistance ratio is above 10
4
 in these devices, this enables the practical device 
implementation of at least 4 distinct resistive states. This type of multilevel switching has 
been previously observed in CNT/polymer blends where the explanation has been the 
filling up of traps in the system enabling different levels of conductive pathways.  (20) 
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Figure 7.9: (a) Low voltage I-V characteristics of CNT/PFO on Al nanogap electrodes. (b) Conductive 
state of CNT/PFO device when a voltage >4 V is applied exhibiting NDR. Same characteristics in linear 
scale are shown inset. (c) I-V characteristics of CNT/PFO device in LRS and HRS. (d) Endurance 
measurements of CNT/PFO device. 
Figure 7.10: Multilevel switching in CNT/PFO on Al nanogap electrodes. 
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7.4.3 F8BT Nanogap Switches 
π-Conjugated polymers have been proposed as an alternative candidate for resistive 
switching, where filamentary models are explained through a fusing of carbon in the film, 
or a migration and shorting of electrodes. (21) To investigate the potential of employing 
a polymer switching layer, poly(9,9-dioctylfluorene-alt-benzothiadiazole) (F8BT), a 
common emissive polymer, was spin coated on Al nanogap electrodes. Applying high 
voltages results in familiar NDR characteristics and similar switching behaviour as has 
been previously observed with the empty nanogap and with the ZnO devices (Figure 
7.11) Endurance is stable over 100 cycles. Though the electrical characteristics are similar 
to empty nanogap switching, the advantage again being the simpler forming step. The 
importance of the polymer conjugation is investigated by spin casting an insulating 
polymer on Al nanogap electrodes, namely polyvinyl alcohol (PVA). In this case, 
switching is not observed when the device is stressed at high voltage. 
Figure 7.11: (a) High voltage sweep of F8BT on Al nanogap electrodes. (b) F8BT memory device in 
HRS and LRS. (c) Endurance measurements of F8BT device. 
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7.5 Summary and Outlook 
Resistive switching based on empty Al nanogap electrodes has been demonstrated for 
the first time. The devices exhibit robust resistance ratios of over 10
3
 and have been 
reported to switch for up to 100 cycles before switching behaviour breaks down. An 
electroforming step based on a 12 – 16 V saturation for up to 60 seconds is required to 
activate the nanogap switching. The independence of switching behaviour based on 
devices built on a polymer interlayer suggest filamentation through the substrate is not 
the cause of switching, though more rigorous investigation must be carried out to confirm 
this. In particular, high resolution electron microscopy, conductive AFM and 
temperature dependent I-V measurements will be useful in determining the origin of the 
switching phenomenon. Furthermore, testing the devices on pure polymer flexible 
substrates will remove all possibility of SiO2 playing a role in switching and will 
demonstrate the feasibility of this device class with large-area flexible electronics. 
 The placement of semiconducting layers of ZnO, F8BT or CNTs onto Al 
nanogap electrodes is useful to reduce the complexity of the forming process. While 
ZnO and F8BT devices exhibit similar I-V characteristics to empty Al nanogap memory 
devices, the greater endurance of F8BT and the lesser endurance of ZnO devices implies 
the material causes some change to the switching mechanism. In the case of CNT/PFO 
thin films the resistance values are an order of magnitude lower in the LRS, and 
multilevel switching is observed for the first time. These represent the greatest deviation 
from empty nanogap characteristics, and certainly imply a change to the switching 
mechanism. As with empty nanogap electrode devices, high quality SEM and possibly 
conductive AFM measurements are expected to play an important role in understanding 
the formation of and operation of switching devices. The failure of PVA coated nanogap 
electrodes to readily exhibit switching behaviour implies that the deposited layer having 
some conductivity is important for the forming process. 
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Chapter 8 
8 Conclusion 
 
 
 
It is clear from the introductory sections of this thesis that, while strides have been made 
in recent years on the nanopatterning of electrodes on large-area substrates, there is scope 
for further progress, particularly in the field of nanogap electrodes. From a review of the 
recent literature it was found that up to now devices based on nanogap electrodes have 
scarcely been investigated. The literature research targeted two distinct applications of 
this technology, namely high frequency flexible rectifiers and non-volatile resistive 
switching memory devices. In this chapter, I will summarise the key experimental 
findings of this thesis and outline the scope for further work to be done going forward. 
In Chapter 4, a-Lith was introduced as a large-area nanogap fabrication 
technique. The process, which relies on molecular self-assembly for selective surface 
energy modification and adhesive subtraction of excess electrode material, underwent 
significant optimisation. Of particular interest was the achievement of minimum gap size 
between laterally spaced electrodes and maximum yield of uniformly spaced electrodes.  
Through optimisation of adhesion forces, electrode architecture, electrode 
design and the self-assembly process, gap sizes below 10 nm were produced on a variety 
of substrates, including glass, PEN, PET and PI. Gaps were formed at the interface of 
Al/Al, Al/Au, Al/Ag and Ti/Au metal electrodes. Yields as measured via optical 
microscopy and electrical characterisation for Al/Au nanogap electrodes on glass were in 
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excess of 90%. In future, the yields on different substrates must be measured. 
Maximisation of these yields requires optimisation of the adhesive interactions at the 
metal/polymer substrate interface. Further reduction of gap size may be obtained by 
controlling the metal thin film grain size. Ultimately, the length and chemical structure 
of the SAM molecules are expected to limit the gap size. Thus molecules of different 
lengths with hydrophobic tail groups can be investigated. 
Interdigitated electrodes were designed, and these represent the largest aspect 
ratio (10
8
) nanogaps fabricated to date, with gaps of length < 10 nm and width up to 1 m. 
The only limitation on the electrode width is the size of substrate used. Suggestions to 
improve the quality of the nanogaps include increasing the dimensions of the first 
electrode with respect to the second electrode. 
A method for the fabrication of nanogap electrodes with more controllable 
electrode spacing (albeit > 10nm) was introduced and discussed. U-Lith, a process based 
on the over-etching of a metal electrode to create an undercut feature below a photoresist, 
has been used in similar incarnations before, but was demonstrated here to produce 
asymmetric electrodes for the first time and gap sizes smaller than have been 
demonstrated before (40 nm). Al was found to be the optimal starting electrode thanks 
to its slower and less aggressive etching step. Methods to improve the process include 
making thicker the starting electrode. There was some control over the attained gap size 
depending on etching time, though heating of the Al film under the photoresist 
contributes to an increased etch rate and an undesirable step feature observed in some 
cases. 
In Chapter 5, solution processed ZnO devices based on a-Lith fabricated 
nanogap electrodes were presented. With rectification ratios in the range of 10
6
 at ± 2.5 
V, these devices are, to the best of my knowledge, amongst the highest rectification ratio 
solution processed diodes. The ZnO thin film processing route followed was based on a 
carbon free amine hydroxo zinc complex, which allowed low temperature processing, 
and which was fully compatible with flexible substrates. The devices exhibited high 
uniformity, implying a high yield of nanogap electrodes and a uniform thin film 
formation.  
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The charge transport properties of the devices were investigated and the barrier 
height as measured from I-V, I-V-T and C-V characterisation fell in the expected range 
of 0.54 eV – 0.89 eV. The large device series resistance (28 kΩ) was investigated and 
found to be most likely due to contact resistance of the Al Ohmic electrode. The I-V-T 
characteristics of the devices were explored using different models. A model taking into 
account the temperature dependence of the barrier height and ideality factor gave the 
best fit over a large temperature range (80 K – 340 K) and the extracted Richardson 
constant was in very good agreement with theory. More specifically, the extracted value 
of 38.9 A cm
-2
 K
-2
 agrees well with the theoretical value of 32 A cm
-2
 K
-2
, and is one of the 
closest experimental values to the theoretical value recorded. Through C-V 
characterisation, the carrier concentration was found to be a relatively high value of 1.4 
x 10
18
 cm
-3
.  
These high quality diodes open up interesting avenues for further investigation. 
The lateral device architecture enables implementation of photodetectors without the 
need for a transparent electrode, while the wide bandgap of ZnO provides sensitivity in 
the UV range of the spectrum. The low values of off-current may well provide a great 
deal of sensitivity. Of further interest may be the implementation of these devices as 
strain sensors, as ZnO is one of the best known piezoelectric materials, and these devices 
can be fabricated on flexible substrates.  
In Chapter 6, these ZnO-based nanodiodes were investigated as components in 
DC rectifiers. The justification for investigation comes from the interesting device 
architecture which allows a short channel length and a low value of parasitic capacitance. 
When stressed with sinusoidal signals of constant amplitude in the rectifier setup, the 
device cut-off frequency was estimated to lie in the range of 200 MHz. However, it is 
thought that the drop in signal is more due to the current rf measurement setup than the 
device itself, and ZnO diodes are expected to operate at frequencies as high as the GHz 
regime. Further optimisation of the measuring system setup is required. Nevertheless, 
these values already represent, to the best of my knowledge, the highest frequency 
performance of any solution processed diode to date. Furthermore, their demonstration 
on flexible plastic substrates is a stride towards more advanced high frequency flexible 
electronics.  
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Organic Schottky diodes based on fullerene C60 were also investigated and 
showed sufficient frequency performance at the HF regime (13.56 MHz). Extrapolated 
values of cut-off frequency on the order of hundreds of MHz were extracted for these 
devices. Surface modification of the Au electrode and molecular doping of the C60 layers 
were found to have a profound impact on high frequency performance, particularly at 
boosting the DC output voltage. Combining these two techniques is an avenue which 
should be explored in future, as well as applying the same principles to ZnO devices. 
In Chapter 7, an alternative application of nanogap electrodes was investigated in 
the form of memory devices. Resistive switching based on empty Al nanogap electrodes 
was demonstrated for the first time. A complex forming step consisting of a high voltage 
application to the electrodes was required until a current of roughly 1 µA was seen. The 
nature of the switching phenomenon remains unknown. It may be attributed to a change 
in gap size, to filamentation through the substrate or through the electrodes. Further 
microscopy and temperature dependent I-V characterisation will be required to 
determine the exact mechanism. Nevertheless, the devices perfom well, exhibiting robust 
resistance ratios of over 10
3
 and switch for up to 100 cycles before breaking down.  
The placement of semiconducting layers of ZnO, F8BT or CNTs onto the Al 
nanogap electrodes results in an easier forming step. The devices then show a similarity 
to the switching behaviour seen in empty Al nanogap electrodes, with the exception of 
the CNT devices, which exhibit a lower low resistance state (LRS) by one order of 
magnitude. The failure of insulating polyvinyl alcohol (PVA) coated nanogap electrodes 
to readily exhibit switching behaviour implies that the deposited layer having some 
conductivity is important for the forming process. In future, it will be important to study 
a catalogue of materials and observe the effects on resistive switching, as well as carrying 
out high quality microscopy and investigating further the effect of substrate. 
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